{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:45:51Z","timestamp":1772120751024,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/jssc.2021.3138797","type":"journal-article","created":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T22:17:34Z","timestamp":1643667454000},"page":"1517-1526","source":"Crossref","is-referenced-by-count":4,"title":["A 25.6-Gb\/s Interface Employing PAM-4-Based Four-Channel Multiplexing and Cascaded Clock and Data Recovery Circuits in Ring Topology for High-Bandwidth and Large-Capacity Storage Systems"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0197-9447","authenticated-orcid":false,"given":"Takashi","family":"Toi","sequence":"first","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"given":"Junji","family":"Wadatsumi","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"given":"Hiroyuki","family":"Kobayashi","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"given":"Yutaka","family":"Shimizu","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"given":"Yuji","family":"Satoh","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"given":"Makoto","family":"Morimoto","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"given":"Rui","family":"Ito","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4399-4135","authenticated-orcid":false,"given":"Mitsuyuki","family":"Ashida","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6607-573X","authenticated-orcid":false,"given":"Yuta","family":"Tsubouchi","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"given":"Mai","family":"Nozawa","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"given":"Go","family":"Urakawa","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3414-5537","authenticated-orcid":false,"given":"Jun","family":"Deguchi","sequence":"additional","affiliation":[{"name":"Center for Semiconductor Research and Development, Toshiba Corporation, Kawasaki, Japan"}]},{"given":"Ryuichi","family":"Fujimoto","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Institute of Memory Technology Research and Development, Kawasaki, Japan"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Computational Storage Architecture and Programming Model","year":"2021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889704"},{"key":"ref3","first-page":"478","article-title":"A 25.6 Gb\/s uplink-downlink interface employing PAM-4-based 4-channel multiplexing and cascaded CDR circuits in ring topology for high-bandwidth and large-capacity storage systems","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Toi"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"},{"key":"ref5","first-page":"111","article-title":"A 56 Gb\/s PAM-4\/NRZ transceiver in 40 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Peng"},{"key":"ref6","first-page":"110","article-title":"A 64 Gb\/s PAM-4 transceiver utilizing an adaptive threshold ADC in 16 nm FinFET","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Wang"},{"key":"ref7","first-page":"112","article-title":"A 4.9 pJ\/b 16-to-6 4Gb\/s PAM-4 VSR transceiver in 28 nm FDSOI CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Depaoli"},{"key":"ref8","first-page":"114","article-title":"A 32 Gb\/s 133 mW PAM-4 transceiver with DFE based on adaptive clock phase and threshold voltage in 65nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Tang"},{"key":"ref9","first-page":"480","article-title":"A 32 Gb\/s 2.9 pJ\/b transceiver for sequence-coded PAM-4 signalling with 4-to-6 dB SNR gain in 28 nm FDSOI CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Dick"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780237"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749432"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240221"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240222"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240223"},{"key":"ref15","first-page":"482","article-title":"A 1.41 pJ\/b 56 Gb\/s PAM-4 wireline receiver employing enhanced pattern utilization CDR and genetic adaptation algorithms in 7 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Shahramian"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780118"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8777992"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778159"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579300"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780283"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357009"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056940"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075948"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9761850\/09696301.pdf?arnumber=9696301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:43:25Z","timestamp":1705535005000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9696301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":23,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3138797","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}