{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:22:48Z","timestamp":1772119368012,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100014188","name":"Institute of Information & Communications Technology Planning & Evaluation (IITP) grant funded by the Korea Government [Ministry of Science and ICT (MSIT)]","doi-asserted-by":"publisher","award":["2020-0-01309"],"award-info":[{"award-number":["2020-0-01309"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant funded by the Korea Government (MSIT)","doi-asserted-by":"publisher","award":["2020R1A2C2004329"],"award-info":[{"award-number":["2020R1A2C2004329"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/jssc.2022.3141050","type":"journal-article","created":{"date-parts":[[2022,1,21]],"date-time":"2022-01-21T21:38:26Z","timestamp":1642801106000},"page":"1924-1935","source":"Crossref","is-referenced-by-count":51,"title":["BitBlade: Energy-Efficient Variable Bit-Precision Hardware Accelerator for Quantized Neural Networks"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0254-391X","authenticated-orcid":false,"given":"Sungju","family":"Ryu","sequence":"first","affiliation":[{"name":"School of Electronic Engineering, Soongsil University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8403-1557","authenticated-orcid":false,"given":"Hyungjun","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Convergence IT Engineering, Pohang University of Science and Technology, Pohang, Republic of Korea"}]},{"given":"Wooseok","family":"Yi","sequence":"additional","affiliation":[{"name":"Department of Creative IT Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Republic of Korea"}]},{"given":"Eunhwan","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Convergence IT Engineering, Pohang University of Science and Technology, Pohang, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3735-821X","authenticated-orcid":false,"given":"Yulhwa","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Convergence IT Engineering, Pohang University of Science and Technology, Pohang, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7987-527X","authenticated-orcid":false,"given":"Taesu","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Convergence IT Engineering, Pohang University of Science and Technology, Pohang, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5175-8258","authenticated-orcid":false,"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Republic of Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref2","article-title":"Ternary weight networks","author":"Li","year":"2016","journal-title":"arXiv:1605.04711"},{"key":"ref3","article-title":"WRPN: Wide reduced-precision networks","author":"Mishra","year":"2017","journal-title":"arXiv:1709.01134"},{"key":"ref4","article-title":"Accurate and efficient 2-bit quantized neural networks","volume-title":"Proc. 2nd SysML Conf.","author":"Choi"},{"key":"ref5","first-page":"246","article-title":"14.5 envision: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"Moons","year":"2017","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"ref8","first-page":"1","article-title":"Bitblade: Area and energy-efficient precision-scalable neural network accelerator with bitwise summation","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Ryu"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075872"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref13","article-title":"CMSIS-NN: Efficient neural network kernels for arm Cortex-M CPUs","author":"Lai","year":"2018","journal-title":"arXiv:1801.06601"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2019.0155"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref16","first-page":"134","article-title":"7.1 A 3.4-to-13.3 tops\/w 3.6 tops dual-core deep-learning accelerator for versatile ai applications in 7 nm 5g smartphone soc","author":"Lin","year":"2020","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref17","first-page":"136","article-title":"7.2 A 12 nm programmable convolution-efficient neural-processing-unit chip achieving 825 tops","author":"Jiao","year":"2020","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3093336.3037702"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643497"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9781662\/09689050.pdf?arnumber=9689050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:10:41Z","timestamp":1705183841000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9689050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":20,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3141050","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}