{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T23:51:00Z","timestamp":1773877860041,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation through the Center for Brain-Inspired Computing","doi-asserted-by":"publisher","award":["2777.005"],"award-info":[{"award-number":["2777.005"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation through the Center for Brain-Inspired Computing","doi-asserted-by":"publisher","award":["2777.006"],"award-info":[{"award-number":["2777.006"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Applications and Systems-Driven Center for Energy-Efficient Integrated Nano Technologies","award":["2776.037"],"award-info":[{"award-number":["2776.037"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/jssc.2022.3141370","type":"journal-article","created":{"date-parts":[[2022,1,21]],"date-time":"2022-01-21T21:38:26Z","timestamp":1642801106000},"page":"845-857","source":"Crossref","is-referenced-by-count":57,"title":["A 40-nm 118.44-TOPS\/W Voltage-Sensing Compute-in-Memory RRAM Macro With Write Verification and Multi-Bit Encoding"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7373-7028","authenticated-orcid":false,"given":"Jong-Hyeok","family":"Yoon","sequence":"first","affiliation":[{"name":"School of Electrical and Computing Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3035-1106","authenticated-orcid":false,"given":"Muya","family":"Chang","sequence":"additional","affiliation":[{"name":"School of Electrical and Computing Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Win-San","family":"Khwa","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research, Hsinchu, Taiwan"}]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[{"name":"TSMC Design Technology, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8391-0576","authenticated-orcid":false,"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[{"name":"School of Electrical and Computing Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881288"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3028298"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2935533"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822703"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162878"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref15","first-page":"240","article-title":"A 65 nm 3T dynamic analog RAM-based computing-in-memory macro and CNN accelerator with retention enhancement, adaptive analog sparsity and 44 TOPS\/W system energy efficiency","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Chen"},{"key":"ref16","first-page":"494","article-title":"A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16 ns multiply-and-accumulate for binary DNN AI edge processors","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Chen"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref18","first-page":"244","article-title":"A 22 nm 2 Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Xue"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409720"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310399"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431558"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101209"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/abb842"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129252"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108650"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2931769"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-80121-7"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405228"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010795"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431412"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838346"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3016587"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2869072"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9718232\/09689060.pdf?arnumber=9689060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:31:07Z","timestamp":1705185067000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9689060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":36,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3141370","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}