{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T01:46:47Z","timestamp":1773798407087,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/jssc.2022.3142896","type":"journal-article","created":{"date-parts":[[2022,1,24]],"date-time":"2022-01-24T20:52:04Z","timestamp":1643057524000},"page":"858-868","source":"Crossref","is-referenced-by-count":36,"title":["A Scalable CMOS Ising Computer Featuring Sparse and Reconfigurable Spin Interconnects for Solving Combinatorial Optimization Problems"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9696-3906","authenticated-orcid":false,"given":"Yuqi","family":"Su","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6496-6539","authenticated-orcid":false,"given":"Junjie","family":"Mu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9906-073X","authenticated-orcid":false,"given":"Hyunjoon","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5397-9628","authenticated-orcid":false,"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature13570"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fphy.2014.00005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.1811.11538"},{"key":"ref4","article-title":"Image recognition with an adiabatic quantum computer I. Mapping to quadratic unconstrained binary optimization","author":"Neven","year":"2008","journal-title":"arXiv:0804.4457"},{"key":"ref5","volume-title":"Graph Theory","author":"Diestel","year":"2005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.1406.2741"},{"key":"ref7","article-title":"Benchmarking adiabatic quantum optimization for complex network analysis","author":"Parekh","year":"2016","journal-title":"arXiv:1604.00319"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s00500-020-05502-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1006\/jctb.1995.1006"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-018-1863-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-008-0082-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-010-0200-3"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/nature10012"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2498601"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2949230"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062938"},{"key":"ref17","first-page":"64","article-title":"4.6 A 144Kb annealing system composed of $9\\times16$\nKb annealing processor chips with scalable chip-to-chip connections for large-scale combinatorial optimization problems","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Takemoto"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492453"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162869"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3027702"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1126\/science.aah5178"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15785"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1126\/science.aah4243"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103251"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-022-00774-2"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/srep16213"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.15803\/ijnc.7.2_154"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431401"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3149526.3149532"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218695"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9718232\/09690765.pdf?arnumber=9690765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:11:16Z","timestamp":1705183876000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9690765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3142896","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}