{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:13:34Z","timestamp":1774966414742,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100006410","name":"Analog Devices","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006410","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/jssc.2022.3143468","type":"journal-article","created":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T22:34:14Z","timestamp":1643322854000},"page":"698-708","source":"Crossref","is-referenced-by-count":16,"title":["A 3.2-GHz 405 fs<sub>rms<\/sub> Jitter \u2013237.2 dB FoM<sub>JIT<\/sub> Ring-Based Fractional-N Synthesizer"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0285-9957","authenticated-orcid":false,"given":"Ahmed","family":"Elmallah","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0329-1769","authenticated-orcid":false,"given":"Junheng","family":"Zhu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6771-7271","authenticated-orcid":false,"given":"Amr","family":"Khashaba","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0424-8148","authenticated-orcid":false,"given":"Karim M.","family":"Megawer","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3252-8585","authenticated-orcid":false,"given":"Ahmed","family":"Elkholy","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6233-8934","authenticated-orcid":false,"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2497963"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431439"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310342"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2918940"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557807"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523196"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357042"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310276"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941259"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062948"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2904884"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2225738"},{"key":"ref19","first-page":"412","article-title":"A 15 mW 3.125 GHz PLL for serial backplane transceivers in 0.13 $\\mu$\nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Parker"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310279"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870395"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8429041"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357041"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9718232\/09695393.pdf?arnumber=9695393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:13:37Z","timestamp":1705184017000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9695393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3143468","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}