{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T16:52:26Z","timestamp":1777567946987,"version":"3.51.4"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"Intel","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/jssc.2022.3146097","type":"journal-article","created":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T20:39:56Z","timestamp":1644352796000},"page":"1527-1541","source":"Crossref","is-referenced-by-count":24,"title":["A PAM-8 Wireline Transceiver With Linearity Improvement Technique and a Time-Domain Receiver Side FFE in 65 nm CMOS"],"prefix":"10.1109","volume":"57","author":[{"given":"Yusang","family":"Chun","sequence":"first","affiliation":[{"name":"MediaTek USA Inc, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8739-7810","authenticated-orcid":false,"given":"Mohamed","family":"Megahed","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2321-3397","authenticated-orcid":false,"given":"Ashwin","family":"Ramachandran","sequence":"additional","affiliation":[{"name":"Texas Instruments, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1737-7950","authenticated-orcid":false,"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Wireline Link Performance Survey","author":"Anand","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063081"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062925"},{"key":"ref4","first-page":"122","article-title":"6.4 A 56Gb\/s 7.7 mW\/Gb\/s PAM-4 wireline transceiver in 10nm FinFET using MM-CDR-Based ADC timing skew control and low-power DSP with approximate multiplier","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Yoo"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063137"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662322"},{"key":"ref7","first-page":"116","article-title":"6.3 A sub-250 mW 1-to-56Gb\/s continuous-range PAM-4 42.5dB IL ADC\/DAC-based transceiver in 7nm FinFET","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Pisati"},{"key":"ref8","first-page":"118","article-title":"6.4 A 180 mW 56Gb\/s DSP-based transceiver for high density IOs in data center switches in 7nm FinFET technology","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Ali"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662482"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662366"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310207"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310208"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310210"},{"key":"ref14","volume-title":"112Gbps Serial Transmission Over Copper PAM4 vs PAM8 Signaling","author":"Wu","year":"2017"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902575"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780237"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959487"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870897"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874270"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672165"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317142"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2879020"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2973640"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039268"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2345770"},{"key":"ref26","first-page":"112","article-title":"6.2 A 60Gb\/s 288 mW NRZ transceiver with adaptive equalization and baud-rate clock and data recovery in 65nm CMOS technology","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Han"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/49.87640"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856583"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487623"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357076"},{"key":"ref32","volume-title":"Low-Power High-Speed CMOS I\/Os: Design Challenges and Solutions","author":"Toifl","year":"2012"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2475996"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360917"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573522"},{"key":"ref36","first-page":"484","article-title":"29.2 A transmitter and receiver for 100Gb\/s coherent networks with integrated $4\\times64$\nGS\/s 8b ADCs and DACs in 20nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Cao"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162465"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185356"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2105670"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2774276"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746698"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008546"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2877172"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875091"},{"key":"ref47","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2001"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref49","volume-title":"OIF\u2019s CEI 56G Interfaces Key Building Blocks for Optics in the 400G Data Center","author":"Frlan","year":"2015"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9761850\/09707488.pdf?arnumber=9707488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:40:59Z","timestamp":1705534859000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9707488\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":49,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3146097","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}