{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:37:26Z","timestamp":1782970646989,"version":"3.54.5"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics Company Ltd., Hwaseong, Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/jssc.2022.3153666","type":"journal-article","created":{"date-parts":[[2022,3,9]],"date-time":"2022-03-09T20:28:30Z","timestamp":1646857710000},"page":"1913-1923","source":"Crossref","is-referenced-by-count":12,"title":["A 5 Gb\/s Time-Interleaved Voltage-Mode Duobinary Encoding Scheme for 3-D-Stacked IC"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4523-6047","authenticated-orcid":false,"given":"Ji-Young","family":"Kim","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jongsoo","family":"Lee","sequence":"additional","affiliation":[{"name":"Design Platform Team, Samsung Electronics Company Ltd., Hwaseong, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2256-3782","authenticated-orcid":false,"given":"Kiryong","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0535-7853","authenticated-orcid":false,"given":"Sunghwan","family":"Joo","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byoung Mo","family":"Moon","sequence":"additional","affiliation":[{"name":"Memory Division, DRAM Design Team, Samsung Electronics, Hwaseong, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8094-9843","authenticated-orcid":false,"given":"Kyomin","family":"Sohn","sequence":"additional","affiliation":[{"name":"Memory Division, DRAM Design Team, Samsung Electronics, Hwaseong, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"316","article-title":"A 1.2 V 20 nm 307 GB\/s HBM DRAM with at-speed wafer-level I\/O test scheme and adaptive refresh considering temperature distribution","author":"Sohn","year":"2016","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref2","first-page":"432","article-title":"A 1.2 V 8 Gb 8-channel 128 GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29 nm process and TSV","author":"Lee","year":"2014","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref3","first-page":"330","article-title":"A 1.1V 16 GB 640 GB\/s HBM2E DRAM with a data-bus window-extension technique and a synergetic on-die ECC scheme","author":"Oh","year":"2020","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176900"},{"key":"ref5","first-page":"1","article-title":"3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing $10 \\mu \\text{m}$\n pitch through-Si vias","volume-title":"IEDM Tech. Dig.","author":"Swinnen"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418035"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref8","first-page":"38","article-title":"A 1.2 V 30 nm 3.2 Gb\/s\/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme","author":"Sohn","year":"2012","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870808"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176871"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280308"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"},{"key":"ref13","first-page":"40","article-title":"32 Gb\/s 28 nm CMOS time-interleaved transmitter compatible with NRZ receiver with DFE","author":"Ogata","year":"2013","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359665"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2012.2207900"},{"key":"ref16","first-page":"208","article-title":"A 1.2 V 64 Gb 341 GB\/S HBM2 stacked DRAM with spiral point-to-point TSV structure and improved bank group data control","author":"Cho","year":"2018","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362660"},{"key":"ref18","first-page":"390","article-title":"A 5 Gb\/s\/pin 8 Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme","author":"Lee","year":"2017","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3039911"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2012.6407072"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101890"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360379"},{"key":"ref25","first-page":"334","article-title":"22.3 A 128 Gb 8-high 512 GB\/s HBM2E DRAM with a pseudo quarter bank structure, power dispersion and an instruction-based at-speed PMBIST","author":"Lee","year":"2020","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref26","volume-title":"JEDEC Standard High Bandwidth Memory (HBM) DRAM Specification","year":"2020"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref28","first-page":"128","article-title":"6.7 An 8Gb\/s\/$\\mu \\text{m}$\n FFE-combined crosstalk-cancellation scheme for HBM on silicon interposer with 3D-staggered channels","author":"Ko","year":"2020","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2500420"},{"key":"ref30","first-page":"402","article-title":"A 1 V 7.8 mW 15.6 Gb\/s C-PHY transceiver using tri-level signaling for post-LPDDR4","author":"Choi","year":"2017","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3006864"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9781662\/09732285.pdf?arnumber=9732285","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:15:01Z","timestamp":1705533301000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9732285\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":31,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3153666","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}