{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T11:45:22Z","timestamp":1762429522606,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/jssc.2022.3154752","type":"journal-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:21:29Z","timestamp":1647548489000},"page":"1765-1775","source":"Crossref","is-referenced-by-count":18,"title":["An Injection-Locked Ring-Oscillator-Based Fractional-N Digital PLL Supporting BLE Frequency Modulation"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7812-1916","authenticated-orcid":false,"given":"Yuming","family":"He","sequence":"first","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]},{"given":"Johan","family":"van den Heuvel","sequence":"additional","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]},{"given":"Paul","family":"Mateman","sequence":"additional","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8533-3725","authenticated-orcid":false,"given":"Erwin","family":"Allebes","sequence":"additional","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]},{"given":"Stefano","family":"Traferro","sequence":"additional","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]},{"given":"Johan","family":"Dijkhuis","sequence":"additional","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0709-1780","authenticated-orcid":false,"given":"Keigo","family":"Bunsen","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi, Japan"}]},{"given":"Peter","family":"Vis","sequence":"additional","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]},{"given":"Arjan","family":"Breeschoten","sequence":"additional","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3256-6741","authenticated-orcid":false,"given":"Yao-Hong","family":"Liu","sequence":"additional","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]},{"given":"Tomohiro","family":"Matsumoto","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi, Japan"}]},{"given":"Christian","family":"Bachmann","sequence":"additional","affiliation":[{"name":"imec, Eindhoven, AE, The Netherlands"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2995326"},{"key":"ref3","first-page":"152","article-title":"A 2.5-to-5.75 GHz 5 mW 0.3 psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Coombs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231353"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035373"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780372"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref8","first-page":"1","article-title":"A 0.048 mm\u00b2 3 mW synthesizable fractional-N PLL with a soft injection-locking technique","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Deng"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162955"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638432"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8429041"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3021279"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2810184"},{"key":"ref15","first-page":"410","article-title":"A fractional-N digital MDLL with background two-point DTC calibration achieving \u221260 dBc fractional spur","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Zhang"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2904884"},{"key":"ref17","first-page":"420","article-title":"A 673 \u03bcW 1.8-to-2.5 GHz dividerless fractional-N digital PLL with an inherent frequency-capture capability and a phase-dithering spur mitigation for IoT applications","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"He"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217854"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052639"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2625462"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2013.6662211"},{"key":"ref22","first-page":"174","article-title":"A 2.7-to-4.3 GHz, 0.16psrms-jitter, \u2212246.8 dB-FOM, digital fractional-N sampling PLL in 28 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Gao"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473667"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296195"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942026"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925266"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2872539"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941259"},{"key":"ref29","first-page":"270","article-title":"A \u221258 dBc-worst-fractional-spur and \u2212234 dB-FoMjitter, 5.5 GHz ring-DCO-based fractional-N DPLL using a time-invariant-probability modulator, generating a nonlinearity-robust DTC-control word","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Seong"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"ref31","first-page":"442","article-title":"A 365fsrms-jitter and \u221263 dBc-fractional spur 5.3 GHz-ring-DCO-based fractional-N DPLL using a DTC second\/third- order nonlinearity cancelation and a probability-density-shaping \u0394\u03a3M","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Park"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9781662\/09737302.pdf?arnumber=9737302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:36:41Z","timestamp":1705538201000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9737302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":31,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3154752","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}