{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:57:14Z","timestamp":1781621834289,"version":"3.54.5"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001348","name":"Agency for Science, Technology and Research (A*STAR), Singapore","doi-asserted-by":"publisher","award":["A18A7b0058"],"award-info":[{"award-number":["A18A7b0058"]}],"id":[{"id":"10.13039\/501100001348","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/jssc.2022.3162602","type":"journal-article","created":{"date-parts":[[2022,4,11]],"date-time":"2022-04-11T20:43:16Z","timestamp":1649709796000},"page":"3466-3476","source":"Crossref","is-referenced-by-count":101,"title":["A 65-nm 8T SRAM Compute-in-Memory Macro With Column ADCs for Processing Neural Networks"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0897-7871","authenticated-orcid":false,"given":"Chengshuo","family":"Yu","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9876-7725","authenticated-orcid":false,"given":"Taegeun","family":"Yoo","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin Tshun Chuan","family":"Chai","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5397-9628","authenticated-orcid":false,"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2952773"},{"key":"ref9","first-page":"234","article-title":"14.3 A 65 nm computing-in-memory-based CNN processor with 2.9-to-35.8TOPS\/W system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Yue"},{"key":"ref10","first-page":"246","article-title":"15.5 A 28 nm 64 Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Si"},{"key":"ref11","first-page":"240","article-title":"15.2 A 28 nm 64 Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Su"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005754"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3073254"},{"key":"ref14","first-page":"250","article-title":"16.3 A 28 nm 384 kb 6T-SRAM computation-in-memory macro with 8b precision for AI edge chips","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Su"},{"key":"ref15","first-page":"252","article-title":"16.4 An 89TOPS\/W and 16.3TOPS\/mm2 all-digital SRAM-based full-precision compute-in memory macro in 22 nm for machine-learning edge applications","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Chih"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3152653"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567819"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3036209"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061260"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039206"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778702"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365989"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757323"},{"key":"ref29","first-page":"4107","article-title":"Binarized neural networks","volume-title":"Proc. 30th Conf. Neural Inf. Process. Syst. (NIPS)","author":"Hubara"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8060661"},{"key":"ref31","volume-title":"MNIST Handwritten Digit Database","author":"LeCun","year":"2010"},{"key":"ref32","volume-title":"Lessons Learned from Manually Classifying CIFAR-10","author":"Karpathy","year":"2011"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9926114\/09754691.pdf?arnumber=9754691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T01:04:28Z","timestamp":1706058268000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9754691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":32,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3162602","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}