{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:25:38Z","timestamp":1774365938757,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/jssc.2022.3163819","type":"journal-article","created":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T19:35:12Z","timestamp":1649878512000},"page":"2068-2077","source":"Crossref","is-referenced-by-count":15,"title":["A 950 MHz Clock 47.5 MHz BW 4.7 mW 67 dB SNDR Discrete Time Delta Sigma ADC Leveraging Ring Amplification and Split-Source Comparator Based Quantizer in 28 nm CMOS"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1642-2465","authenticated-orcid":false,"given":"Lucas Moura","family":"Santana","sequence":"first","affiliation":[{"name":"imec, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5485-1837","authenticated-orcid":false,"given":"Ewout","family":"Martens","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5682-8737","authenticated-orcid":false,"given":"Jorge","family":"Lagos","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3688-2589","authenticated-orcid":false,"given":"Benjamin","family":"Hershberg","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4388-7257","authenticated-orcid":false,"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3980-0203","authenticated-orcid":false,"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"ADC Performance Survey 1997\u20132021","author":"Murmann","year":"2021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2264137"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749425"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162788"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889680"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el.2018.6121"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567814"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902716"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122557"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257118"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658457"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502382"},{"key":"ref13","first-page":"C64","article-title":"A 66 dB SNDR 15 MHz BW SAR assisted \u0394\u03a3 ADC in 22 nm tri-gate CMOS","volume-title":"Proc. Symp. VLSI Circuits","author":"Lee"},{"key":"ref14","first-page":"36","article-title":"A 32 nm, 1.05 V, BIST enabled, 10\u201340 MHz, 11\u20139 bit, 0.13 mm2 digitized integrator MASH \u0394\u03a3 ADC","volume-title":"Symp. VLSI Circuits-Dig. Tech. Papers","author":"Carlton"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310268"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662317"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662416"},{"key":"ref18","first-page":"C230","article-title":"A 3.2 mW SAR-assisted CT\u0394\u03a3 ADC with 77.5 dB SNDR and 40 MHz BW in 28 nm CMOS","volume-title":"Proc. Symp. VLSI Circuits","author":"Cenci"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9809766\/09756438.pdf?arnumber=9756438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:16:55Z","timestamp":1705958215000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9756438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":18,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3163819","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}