{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T17:43:33Z","timestamp":1772300613485,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Strategic Research Program of the Vrije Universiteit Brussels","award":["SRP-19"],"award-info":[{"award-number":["SRP-19"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/jssc.2022.3165654","type":"journal-article","created":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T20:54:44Z","timestamp":1650920084000},"page":"1997-2010","source":"Crossref","is-referenced-by-count":26,"title":["Design and Analysis of 55\u201363-GHz Fundamental Quad-Core VCO With NMOS-Only Stacked Oscillator in 28-nm CMOS"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8361-9559","authenticated-orcid":false,"given":"Sriram","family":"Balamurali","sequence":"first","affiliation":[{"name":"imec, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5134-7205","authenticated-orcid":false,"given":"Giovanni","family":"Mangraviti","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3168-0892","authenticated-orcid":false,"given":"Cheng-Hsueh","family":"Tsai","sequence":"additional","affiliation":[{"name":"Department of Electronics and Informatics, Vrije Universiteit Brussel, Brussels, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4388-7257","authenticated-orcid":false,"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3980-0203","authenticated-orcid":false,"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2697442"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883397"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2818681"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567803"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808283"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865460"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310341"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529218"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC51843.2021.9490439"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2311803"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366036"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2451915"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642207"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2379265"},{"key":"ref16","article-title":"A harmonic-oscillator design methodology based on describing functions","author":"Bank","year":"2006"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030110"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2896483"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/22.20024"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490180505"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.879011"},{"key":"ref24","first-page":"138","article-title":"A quad-core 60 GHz push-push 45 nm SOI CMOS VCO with \u2212101.7 d Bc\/Hz phase noise at 1 MHz offset, 19% continuous FTR and \u2212187dBc\/Hz FoMT","volume-title":"Proc. ESSCIRC","author":"Rimmelspacher"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2574716"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9809766\/09762460.pdf?arnumber=9762460","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:14:45Z","timestamp":1705958085000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9762460\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":25,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3165654","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}