{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:29:56Z","timestamp":1781886596049,"version":"3.54.5"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074005"],"award-info":[{"award-number":["62074005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010877","name":"Shenzhen Municipal Scientific Program","doi-asserted-by":"publisher","award":["JCYJ20200109140601691"],"award-info":[{"award-number":["JCYJ20200109140601691"]}],"id":[{"id":"10.13039\/501100010877","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/jssc.2022.3166944","type":"journal-article","created":{"date-parts":[[2022,4,28]],"date-time":"2022-04-28T19:56:34Z","timestamp":1651175794000},"page":"3477-3489","source":"Crossref","is-referenced-by-count":13,"title":["An Ultra-Low-Voltage Bit-Interleaved Synthesizable 13T SRAM Circuit"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0418-2713","authenticated-orcid":false,"given":"Jiacong","family":"Sun","sequence":"first","affiliation":[{"name":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5066-5869","authenticated-orcid":false,"given":"Hao","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6484-5315","authenticated-orcid":false,"given":"Geng","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2815-6168","authenticated-orcid":false,"given":"Hailong","family":"Jiao","sequence":"additional","affiliation":[{"name":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2547946"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19568-6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541702"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2360760"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3102675"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792428"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2707392"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2861873"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883725"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3034241"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187474"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2198984"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332267"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2316219"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2705116"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"ref27","first-page":"321","article-title":"A 500 fW\/bit 14 fJ\/bit-access 4 kb standard-cell based sub-VT memory in 65 nm CMOS","volume-title":"Proc. IEEE Eur. Solid-State Circuits Conf.","author":"Meinerzhagen"},{"key":"ref28","first-page":"197","article-title":"Dual-VT 4 kb sub-VT memories with <1 pW\/bit leakage in 65 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Andersson"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2014.6942067"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2537931"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2895236"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366000"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833424"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2873026"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405674"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2010.2103154"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.1987.1052809"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2124531"},{"key":"ref42","volume-title":"Checkboard memory self-test","author":"Hack","year":"1992"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9926114\/09764820.pdf?arnumber=9764820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T03:41:02Z","timestamp":1706067662000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9764820\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":42,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3166944","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}