{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T14:15:11Z","timestamp":1784211311379,"version":"3.55.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/jssc.2022.3167109","type":"journal-article","created":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T19:35:39Z","timestamp":1651001739000},"page":"2802-2811","source":"Crossref","is-referenced-by-count":31,"title":["A 12-GHz Reconfigurable Multicore CMOS DCO, With a Time-Variant Analysis of the Impact of Reconfiguration Switches on Phase Noise"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6476-098X","authenticated-orcid":false,"given":"Lorenzo","family":"Tomasin","sequence":"first","affiliation":[{"name":"Department of Information Engineering, University of Padua, Padua, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9640-9908","authenticated-orcid":false,"given":"Pietro","family":"Andreani","sequence":"additional","affiliation":[{"name":"Department of Electrical and Information Technology, Lund University, Lund, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0406-6862","authenticated-orcid":false,"given":"Giovanni","family":"Boi","sequence":"additional","affiliation":[{"name":"Infineon Technologies Austria, Villach, AG, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6397-1002","authenticated-orcid":false,"given":"Fabio","family":"Padovan","sequence":"additional","affiliation":[{"name":"Infineon Technologies Austria, Villach, AG, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5664-9197","authenticated-orcid":false,"given":"Andrea","family":"Bevilacqua","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Padua, Padua, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2822483"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865460"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529218"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310341"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2697442"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2311803"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867269"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063100"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366036"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365737"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674828"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3094937"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/22.575575"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC51843.2021.9490439"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912675"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2818681"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987702"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365761"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9866858\/09763060.pdf?arnumber=9763060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:07:49Z","timestamp":1705957669000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9763060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":18,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3167109","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}