{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T15:54:02Z","timestamp":1776182042259,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/jssc.2022.3183208","type":"journal-article","created":{"date-parts":[[2022,6,23]],"date-time":"2022-06-23T19:33:44Z","timestamp":1656012824000},"page":"2898-2908","source":"Crossref","is-referenced-by-count":11,"title":["An On-Chip Relaxation Oscillator in 5-nm FinFET Using a Frequency-Error Feedback Loop"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5912-8859","authenticated-orcid":false,"given":"Nandish","family":"Mehta","sequence":"first","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]},{"given":"Stephen G.","family":"Tell","sequence":"additional","affiliation":[{"name":"Research Department, NVIDIA, Durham, NC, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9230-7605","authenticated-orcid":false,"given":"Walker J.","family":"Turner","sequence":"additional","affiliation":[{"name":"NVIDIA Research—Circuits Research Group, NVIDIA Corporation, Durham, NC, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7946-7230","authenticated-orcid":false,"given":"Lamar","family":"Tatro","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]},{"given":"Jih-Ren","family":"Goh","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5137-5617","authenticated-orcid":false,"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[{"name":"Research Department, NVIDIA, Durham, NC, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.186"},{"key":"ref2","volume-title":"0x24000 Segment Overflow","author":"Wiki","year":"2009"},{"key":"ref3","volume-title":"Amlogic S905 SoC: Bypassing the (not so) Secure Boot to Dump the BootROM","author":"Basse","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048732"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487693"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870276"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243767"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365795"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010469"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634712"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2041504"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.542410"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757443"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2824307"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987681"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431420"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3067051"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062948"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870277"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357060"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9900477\/09804754.pdf?arnumber=9804754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T01:26:46Z","timestamp":1709342806000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9804754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3183208","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}