{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:53:31Z","timestamp":1778604811322,"version":"3.51.4"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"WAKeMeUP project, which received funding from the Electronic Components and Systems for European Leadership Joint Undertaking in collaboration with the European Union\u2019s","award":["H2020"],"award-info":[{"award-number":["H2020"]}]},{"name":"Framework Programme","award":["H2020\/2014-2020"],"award-info":[{"award-number":["H2020\/2014-2020"]}]},{"name":"National Authorities","award":["Agreement 783176"],"award-info":[{"award-number":["Agreement 783176"]}]},{"name":"SERENE-IoT (Penta","award":["16004"],"award-info":[{"award-number":["16004"]}]},{"name":"MACS (FUI20) projects"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/jssc.2022.3198505","type":"journal-article","created":{"date-parts":[[2022,9,2]],"date-time":"2022-09-02T19:52:13Z","timestamp":1662148333000},"page":"1782-1797","source":"Crossref","is-referenced-by-count":19,"title":["SamurAI: A Versatile IoT Node With Event-Driven Wake-Up and Embedded ML Acceleration"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7719-661X","authenticated-orcid":false,"given":"Ivan","family":"Miro-Panades","sequence":"first","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]},{"given":"Benoit","family":"Tain","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Paris-Saclay, Palaiseau, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7353-9953","authenticated-orcid":false,"given":"Jean-Fr\u00e9d\u00e9ric","family":"Christmann","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]},{"given":"David","family":"Coriat","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7260-2786","authenticated-orcid":false,"given":"Romain","family":"Lemaire","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4863-6684","authenticated-orcid":false,"given":"Cl\u00e9ment","family":"Jany","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5201-8523","authenticated-orcid":false,"given":"Baudouin","family":"Martineau","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory of Electronics and Information Technologies (Leti), Université Grenoble Alpes, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7566-2557","authenticated-orcid":false,"given":"Fabrice","family":"Chaix","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory of Electronics and Information Technologies (Leti), Université Grenoble Alpes, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6739-9034","authenticated-orcid":false,"given":"Guillaume","family":"Waltener","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory of Electronics and Information Technologies (Leti), Université Grenoble Alpes, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5711-8347","authenticated-orcid":false,"given":"Emmanuel","family":"Pluchart","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5215-6718","authenticated-orcid":false,"given":"Jean-Philippe","family":"Noel","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]},{"given":"Adam","family":"Makosiej","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0696-1924","authenticated-orcid":false,"given":"Maxime","family":"Montoya","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7761-4199","authenticated-orcid":false,"given":"Simone","family":"Bacles-Min","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4595-4620","authenticated-orcid":false,"given":"David","family":"Briand","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Paris-Saclay, Palaiseau, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6062-8145","authenticated-orcid":false,"given":"Jean-Marc","family":"Philippe","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Université Paris-Saclay, Palaiseau, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7721-5796","authenticated-orcid":false,"given":"Yvain","family":"Thonnart","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4319-6563","authenticated-orcid":false,"given":"Alexandre","family":"Valentian","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3316-4146","authenticated-orcid":false,"given":"Fr\u00e9d\u00e9ric","family":"Heitzmann","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory of Electronics and Information Technologies (Leti), Université Grenoble Alpes, Grenoble, France"}]},{"given":"Fabien","family":"Clermidy","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission (CEA), Laboratory for Integration of Systems and Technology (List), Université Grenoble Alpes, Grenoble, France"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2828505"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2017.7946385"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9010008"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347592"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638465"},{"key":"ref10","first-page":"1","article-title":"8-T ULV SRAM macro in 28 nm FDSOI with 7.4 pW\/bit retention power and back-biased-scalable speed\/energy trade-off","author":"haine","year":"2018","journal-title":"Proc IEEE SOI-3D-Subthreshold Microelectron Technol Unified Conf (S S)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342120"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870349"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902902"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2783680"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2821167"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"ref47","first-page":"250","article-title":"14.7 A 288 ?W programmable deep-learning processor with 270KB on-chip weight storage using non-uniform memory hierarchy for mobile intelligence","author":"bang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369503"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00082"},{"key":"ref44","article-title":"Hello edge: Keyword spotting on microcontrollers","author":"zhang","year":"2017","journal-title":"arXiv 1711 07128"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046240"},{"key":"ref49","first-page":"60","article-title":"4.4 A 1.3TOPS\/W @ 32GOPS fully integrated 10-core SoC for IoT end-nodes with 1.7 ?W cognitive wake-up from MRAM-based state-retentive sleep mode","author":"rossi","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2316219"},{"key":"ref7","first-page":"44","article-title":"A 595 pW 14pJ\/cycle microcontroller with dual-mode standard cells and self-startup for battery-indifferent distributed sensing","author":"lin","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2745818"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2778504"},{"key":"ref6","first-page":"322","article-title":"19.6 A 40-to-80 MHz sub-4 ?W\/MHz ULV cortex-M0 MCU SoC in 28 nm FDSOI with dual-loop adaptive back-bias generator for 20 ?s wake-up from deep fully retentive sleep mode","author":"bol","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/JSSC.2015.2477046","article-title":"A subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for WSN applications with 14 power domains, 10T SRAM, and integrated voltage regulator","volume":"51","author":"myers","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00039"},{"key":"ref35","year":"0","journal-title":"The PULP Project"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2899971"},{"key":"ref37","year":"0","journal-title":"N2D2 GitHub"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342165"},{"key":"ref31","year":"0","journal-title":"Tiempo-Secure"},{"key":"ref30","article-title":"Conception d’un processeur ultra basse consommation pour les noeuds de capteurs sans fil","author":"berthier","year":"2016"},{"key":"ref33","first-page":"524","article-title":"A 2 GHz 52 ?W wake-up receiver with ?72dBm sensitivity using uncertain-IF architecture","author":"pletcher","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Tech Dig Papers"},{"key":"ref32","first-page":"1","article-title":"Towards fully integrated 28 nm UTBB FD-SOI IoT node: The sub-50 ?W RF receiver","author":"martineau","year":"2016","journal-title":"Proc IEEE SOI-3D-Subthreshold Microelectron Technol Unified Conf (S S)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/WF-IoT.2016.7845499"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2019.2893866"},{"key":"ref39","article-title":"Learned step size quantization","author":"esser","year":"2019","journal-title":"arXiv 1902 08153"},{"key":"ref38","article-title":"Towards efficient training for neural network quantization","author":"jin","year":"2019","journal-title":"arXiv 1912 10207"},{"key":"ref24","article-title":"L-IoT: A flexible energy efficient platform targeting wide range IoT applications","author":"beign\u00e9","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2015.7324739"},{"key":"ref26","first-page":"1","article-title":"Power gain estimation of an event-driven wake-up controller dedicated to WSN’s microcontroller","author":"berthier","year":"2015","journal-title":"Proc IEEE 13th Int New Circuits Syst Conf (NEWCAS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2573864"},{"key":"ref20","article-title":"Deep compression: Compressing deep neural network with pruning, trained quantization and Huffman coding","author":"han","year":"2016","journal-title":"Proc 4th Int Conf Learn Represent (ICLR)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8618053"},{"key":"ref21","first-page":"2082","article-title":"Learning structured sparsity in deep neural networks","author":"wen","year":"2016","journal-title":"Proc Neural Inf Process Syst (NIPS)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref27","first-page":"1","article-title":"SamurAI: A 1.7 MOPS-36 GOPS adaptive versatile IoT node with 15,000× peak-to-idle power reduction, 207ns wake-up time and 1.3 TOPS\/W ML efficiency","author":"miro-panades","year":"2020","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1141"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10136239\/09874917.pdf?arnumber=9874917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T18:10:49Z","timestamp":1686593449000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9874917\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":50,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3198505","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}