{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,3]],"date-time":"2026-05-03T03:23:22Z","timestamp":1777778602401,"version":"3.51.4"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["2133106"],"award-info":[{"award-number":["2133106"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/jssc.2022.3199241","type":"journal-article","created":{"date-parts":[[2022,8,25]],"date-time":"2022-08-25T19:36:44Z","timestamp":1661456204000},"page":"3804-3815","source":"Crossref","is-referenced-by-count":17,"title":["An 84-dB-SNDR Low-OSR Fourth-Order Noise-Shaping SAR With an FIA-Assisted EF-CRFF Structure and Noise-Mitigated Push-Pull Buffer-in-Loop Technique"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1391-9422","authenticated-orcid":false,"given":"Tian","family":"Xie","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology (GT), Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2733-0555","authenticated-orcid":false,"given":"Tzu-Han","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology (GT), Atlanta, GA, USA"}]},{"given":"Zhe","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology (GT), Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2736-5451","authenticated-orcid":false,"given":"Shaolan","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology (GT), Atlanta, GA, USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3019487"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938626"},{"key":"ref12","first-page":"369","article-title":"A 250 kHz-BW 93 dB-SNDR 4th-order noise-shaping SAR using capacitor stacking and dynamic buffering","author":"liu","year":"2021","journal-title":"IEEE Int Solid-State Circ Conf (ISSCC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108620"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3016656"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463110"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3006450"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780230"},{"key":"ref18","first-page":"418","article-title":"An 84 dB-SNDR low-OSR 4th-order noise-shaping SAR with an FIA-assisted EF-CRFF structure and noise-mitigated push-pull Buffer-in-Loop technique","author":"wang","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","first-page":"83","article-title":"High-order delta-sigma modulators","author":"pavan","year":"2017","journal-title":"Proc Understand Delta-Sigma Data Converters"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959479"},{"key":"ref4","first-page":"1","article-title":"A 97.99 dB SNDR, 2 kHz BW, 37.1 ?W noise-shaping SAR ADC with dynamic element matching and modulation dither effect","author":"obata","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993659"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2592623"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579290"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056963"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231329"},{"key":"ref8","first-page":"466","article-title":"28.1 A 0.46 mW 5 MHz-BW 79.7 dB-SNDR noise-shaping SAR ADC with dynamic-amplifier-based FIR-IIR filter","author":"liu","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3020194"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217874"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3038914"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3119910"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871081"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/5.542410"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3137540"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960485"},{"key":"ref23","first-page":"376","article-title":"27.4 A 0.4-to-40 MS\/s 75.7 dB-SNDR fully dynamic event-driven pipelined ADC with 3-stage cascoded floating inverter amplifier","author":"tang","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3087661"},{"key":"ref25","first-page":"168","article-title":"A 24b 2 MS\/s SAR ADC with 0.03 ppm INL and 106.3 dB DR in 180 nm CMOS","author":"steensgaard","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/9962295\/9866872-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9962295\/09866872.pdf?arnumber=9866872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:41:16Z","timestamp":1670874076000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9866872\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":29,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3199241","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}