{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:13:34Z","timestamp":1773843214569,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"State Key Program of the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61934005"],"award-info":[{"award-number":["61934005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2018YFB2202602"],"award-info":[{"award-number":["2018YFB2202602"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074001"],"award-info":[{"award-number":["62074001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","award":["2017ZX01028-101-003"],"award-info":[{"award-number":["2017ZX01028-101-003"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Joint Funds of the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U19A2074"],"award-info":[{"award-number":["U19A2074"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/jssc.2022.3206318","type":"journal-article","created":{"date-parts":[[2022,9,27]],"date-time":"2022-09-27T19:51:02Z","timestamp":1664308262000},"page":"1472-1486","source":"Crossref","is-referenced-by-count":24,"title":["<i>In Situ<\/i> Storing 8T SRAM-CIM Macro for Full-Array Boolean Logic and Copy Operations"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3314-1606","authenticated-orcid":false,"given":"Zhiting","family":"Lin","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8907-939X","authenticated-orcid":false,"given":"Zhongzhen","family":"Tong","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}]},{"given":"Fangming","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9346-8590","authenticated-orcid":false,"given":"Jin","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Management Science and Engineering, Anhui University of Finance and Economics, Bengbu, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3341-6294","authenticated-orcid":false,"given":"Yue","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"given":"Peng","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"given":"Tian","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"given":"Cheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"given":"Xingwei","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5012-2570","authenticated-orcid":false,"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6201-8589","authenticated-orcid":false,"given":"Wenjuan","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2408-5048","authenticated-orcid":false,"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0278-5804","authenticated-orcid":false,"given":"Qiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"given":"Junning","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10030300"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776309"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108344"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082270"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3120296"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061260"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3073254"},{"key":"ref33","first-page":"1","article-title":"Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire","author":"wang","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3079425"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2576903"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431398"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2972528"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3005783"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3063719"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976099"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218567"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005754"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3164756"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/INCET49848.2020.9154137"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1587\/elex.17.20200005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3080042"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3092759"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref5","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10107667\/09903999.pdf?arnumber=9903999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T18:34:26Z","timestamp":1684175666000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9903999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":35,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3206318","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}