{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:56:40Z","timestamp":1780444600874,"version":"3.54.1"},"reference-count":65,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/jssc.2022.3209614","type":"journal-article","created":{"date-parts":[[2022,10,12]],"date-time":"2022-10-12T19:46:49Z","timestamp":1665604009000},"page":"3552-3566","source":"Crossref","is-referenced-by-count":37,"title":["A Harmonic-Mixing PLL Architecture for Millimeter-Wave Application"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5067-7042","authenticated-orcid":false,"given":"Dihang","family":"Yang","sequence":"first","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Murphy","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2765-4843","authenticated-orcid":false,"given":"Hooman","family":"Darabi","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arya","family":"Behzad","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7064-0738","authenticated-orcid":false,"given":"Asad A.","family":"Abidi","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stephen C.","family":"Au","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0639-3952","authenticated-orcid":false,"given":"Sraavan R.","family":"Mundlapudi","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5666-4349","authenticated-orcid":false,"given":"Kejian","family":"Shi","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9827-9422","authenticated-orcid":false,"given":"Weiyu","family":"Leng","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"12","article-title":"Low-noise RF signal generator design","volume":"32","author":"scherer","year":"1981","journal-title":"Hewlett Packard J"},{"key":"ref38","author":"best","year":"1993","journal-title":"Phase-Locked Loops Theory Design and Applications"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273836"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006225"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref30","first-page":"353","author":"kinget","year":"1999","journal-title":"Integrated GHz Voltage Controlled Oscillators"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2179733"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1343243"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889360"},{"key":"ref28","first-page":"117","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884835"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057580"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2190185"},{"key":"ref65","first-page":"1","article-title":"A 7.9–14.3 GHz ?243.3 dB FoMT sub-sampling PLL with transformer-based dual-mode VCO in 40 nm CMOS","author":"wang","year":"2021","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.735549"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2528997"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617437"},{"key":"ref20","first-page":"1","article-title":"A 24–31 GHz reference oversampling ADPLL achieving FoMjitter–N of ?269.3 dB","author":"du","year":"2021","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref22","first-page":"266","article-title":"A calibration-free triple-loop bang-bang PLL achieving 131 fs??? jitter and ?70 dBc fractional spurs","author":"yang","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3106514"},{"key":"ref24","first-page":"147","article-title":"An FBAR driven ?261 dB FOM fractional-N PLL","author":"yang","year":"2021","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref23","first-page":"1","article-title":"A 3.2-to-3.8 GHz calibration-free harmonic-mixer-based dual-feedback fractional-N PLL achieving ?66 dBc worst-case in-band fractional spur","author":"osada","year":"2020","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679683"},{"key":"ref25","first-page":"384","article-title":"A sub-100 MHz reference-driven 25-to-28 GHz fractional-N PLL with ?250 dB FoM","author":"yang","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref50","first-page":"412","article-title":"A 25-to-38 GHz, 195 dB FoMT LC QVCO in 65 nm LP CMOS using a 4-port dual-mode resonator for 5G radios","author":"bhat","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref51","first-page":"370","article-title":"A 2.4-to-5.3 GHz dual-core CMOS VCO with concentric 8-shaped coils","author":"fanori","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref59","first-page":"258","article-title":"A 76 fs??? Jitter and ?40 dBc integrated-phase-noise 28-to-31 GHz frequency synthesizer based on digital sub-sampling PLL using optimally spaced voltage comparators and background loop-gain optimization","author":"kim","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2579161"},{"key":"ref57","article-title":"A multi-loop calibration-free phase-locked loop (PLL) for wideband clock generation","author":"yang","year":"2019"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413851"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672150"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431447"},{"key":"ref10","first-page":"326","article-title":"A 50-to-66 GHz 65 nm CMOS all-digital fractional-N PLL with 220 fs??? jitter","author":"hussein","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2090565"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361351"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref14","first-page":"366","article-title":"A ?31 dBc integrated-phase-noise 29 GHz fractional-N frequency synthesizer supporting multiple frequency bands for backward-compatible 5G using a frequency doubler and injection-locked frequency multipliers","author":"yoon","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"276","article-title":"A 21.7-to-26.5 GHz charge-sharing locking quadrature PLL with implicit digital frequency-tracking loop achieving 75 fs jitter and ?250 dB FoM","author":"hu","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2320952"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217856"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573549"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778010"},{"key":"ref4","first-page":"87","article-title":"A 30-GHz class-F23 oscillator in 28 nm CMOS using harmonic extraction and achieving 120 kHz 1\/f³ corner","author":"hu","year":"2017","journal-title":"Proc IEEE European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252513"},{"key":"ref6","first-page":"376","article-title":"A 28.5–33.5 GHz fractional-N PLL using a 3?? order noise shaping time-to-digital converter with 176 fs resolution","author":"dayanik","year":"2015","journal-title":"Proc 41st 41st Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2311803"},{"key":"ref8","first-page":"1","article-title":"A 13.1-to-28 GHz fractional-N PLL in 32 nm SOI CMOS with a ?? noise-cancellation scheme","author":"ferriss","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"250","article-title":"A 36.3-to-38.2 GHz ?216 dBc\/Hz² 40 nm CMOS fractional-N FMCW chirp synthesizer PLL with a continuous-time bandpass delta–sigma time-to-digital converter","author":"weyer","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865460"},{"key":"ref9","first-page":"268","article-title":"A 30 GHz digital sub-sampling fractional-N PLL with 198 fs??? jitter in 65 nm LP CMOS","author":"grimaldi","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030110"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3047987"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903047"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"ref44","author":"oppenheim","year":"1983","journal-title":"Signals and Systems"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2290298"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9962295\/09916251.pdf?arnumber=9916251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:41:13Z","timestamp":1670874073000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9916251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":65,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3209614","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}