{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T17:41:15Z","timestamp":1776879675803,"version":"3.51.2"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/jssc.2022.3212685","type":"journal-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T00:43:49Z","timestamp":1667522629000},"page":"111-123","source":"Crossref","is-referenced-by-count":12,"title":["A 16-nm 784-Core Digital Signal Processor Array, Assembled as a 2 \u00d7 2 Dielet With 10-\u03bcm Pitch Interdielet I\/O for Runtime Multiprogram Reconfiguration"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7185-1473","authenticated-orcid":false,"given":"Sumeet Singh","family":"Nagi","sequence":"first","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uneeb","family":"Rathore","sequence":"additional","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krutikesh","family":"Sahoo","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Ling","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1220-031X","authenticated-orcid":false,"given":"Subramanian S.","family":"Iyer","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dejan","family":"Markovic","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.50"},{"key":"ref2","volume-title":"Snapdragon 8+ Gen 1 Mobile Platform","year":"2022"},{"key":"ref3","volume-title":"Apple Unleashes M1","year":"2020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.4324\/9780080938523-15"},{"key":"ref5","volume-title":"Evolution Ttowards 5G-Advanced","year":"2021"},{"key":"ref6","volume-title":"Zynq RFSOC DFE Backgrounder","year":"2020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731582"},{"key":"ref9","first-page":"1801","article-title":"Demonstration of a low latency < 20 ps) fine-pitch (\u2264110\u03bcm) assembly on the silicon interconnect fabric","volume-title":"Proc. IEEE 70th Electron. Compon. Technol. Conf. (ECTC)","author":"Jangam"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-7358-4_12-1"},{"key":"ref11","volume-title":"Xilinx UltraScale architecture for high-performance, smarter systems","author":"Mehta","year":"2015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3012084"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61730-2_13"},{"issue":"2","key":"ref14","first-page":"389","article-title":"REMARC: Reconfigurable multimedia array coprocessor","volume":"82","author":"Miyamori","year":"1999","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854393"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377609"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref22","volume-title":"Network on Chips","author":"Benini","year":"2006"},{"key":"ref23","volume-title":"Xilinx Product Specification (Version 1.6), XC4000E and XC4000X Series Field Programmable Gate Arrays","year":"1999"},{"key":"ref24","volume-title":"Programming modern FPGAs","author":"Bolsens","year":"2006"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2009.5201090"},{"key":"ref26","volume-title":"On-Chip Communication Architectures System on Chip Interconnect","author":"Sudeep","year":"2008"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757513"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827562"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8847587"},{"key":"ref30","volume-title":"nSpec PS Wafer Defect Detection","year":"2022"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51906.2022.00332"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3075219"},{"key":"ref33","volume-title":"K&S\u2014Apama C2S","year":"2022"},{"key":"ref34","volume-title":"MIL-STD-883G, Department Of Defense Test Method Standard: Microcircuits","year":"2006"},{"key":"ref35","first-page":"1","article-title":"A 256 Gb\/s\/mm-shoreline AIB-compatible 16 nm FinFET CMOS chiplet for 2.5D integration with Stratix 10 FPGA on EMIB and tiling on silicon interposer","volume-title":"Proc. IEEE CICC","author":"Liu"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960207"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310291"},{"key":"ref38","volume-title":"Heterogeneous Integration on Silicon-Interconnect Fabric Using Fine-Pitch Interconnects (\u2264 10\u03bcm)","author":"Jangam","year":"2020"},{"key":"ref39","volume-title":"GCC, the GNU Compiler Collection","year":"2022"},{"key":"ref40","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","volume-title":"arXiv:1704.04861","author":"Howard","year":"2017"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9999561\/09931439.pdf?arnumber=9931439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T23:14:11Z","timestamp":1705965251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9931439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":40,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3212685","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}