{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T03:27:06Z","timestamp":1769916426657,"version":"3.49.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/jssc.2022.3219410","type":"journal-article","created":{"date-parts":[[2022,11,15]],"date-time":"2022-11-15T20:40:39Z","timestamp":1668544839000},"page":"90-101","source":"Crossref","is-referenced-by-count":5,"title":["Fully Automated Hardware-Driven Clock-Gating Architecture With Complete Clock Coverage for 4 nm Exynos Mobile SOC"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1367-5977","authenticated-orcid":false,"given":"Jae-Gon","family":"Lee","sequence":"first","affiliation":[{"name":"Samsung Electronics Company Ltd., Hwaseong, South Korea"}]},{"given":"Younsik","family":"Choi","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company Ltd., Hwaseong, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5670-1867","authenticated-orcid":false,"given":"Hoyeon","family":"Jeon","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company Ltd., Hwaseong, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2124-4181","authenticated-orcid":false,"given":"Jong-Jin","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company Ltd., Hwaseong, South Korea"}]},{"given":"Dongsuk","family":"Shin","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company Ltd., Hwaseong, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065651"},{"key":"ref2","volume-title":"Power Compiler User Guide","year":"2016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2018.8649800"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2017.7968741"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2271054"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162861"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2212732"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030156"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450528"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423921"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMI.2009.5274281"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2012.6406915"},{"key":"ref14","volume-title":"AMBA Low Power Interface Specification: ARM Q-Channel and P-Channel Interfaces","year":"2016"},{"key":"ref15","volume-title":"ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual","year":"2017"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062907"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731111"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992978"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008453"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418043"},{"key":"ref22","first-page":"442","article-title":"A 0.4-to-1V 1MHz-to-2 GHz switched-capacitor adiabatic clock driver achieving 55.6% clock power reduction","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Loai"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496668"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2017.36"},{"key":"ref25","volume-title":"The Common CLK Framework","year":"2022"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9999561\/09950714.pdf?arnumber=9950714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T03:20:03Z","timestamp":1706757603000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9950714\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3219410","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}