{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T17:26:35Z","timestamp":1790875595093,"version":"4.1.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Realtek Semiconductor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/jssc.2022.3225105","type":"journal-article","created":{"date-parts":[[2022,12,13]],"date-time":"2022-12-13T19:40:05Z","timestamp":1670960405000},"page":"1597-1609","source":"Crossref","is-referenced-by-count":91,"title":["A 20-GHz PLL With 20.9-fs Random Jitter"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4377-5298","authenticated-orcid":false,"given":"Yu","family":"Zhao","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8407-8790","authenticated-orcid":false,"given":"Mahdi","family":"Forghani","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1168-9205","authenticated-orcid":false,"given":"Behzad","family":"Razavi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","first-page":"139","article-title":"A 2.2 GHz sub-sampling PLL with 0.16psrms jitter and ?125 dBc\/Hz in-band phase noise at 700?W loop-components power","author":"gao","year":"2010","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","first-page":"280","article-title":"17.8 A 170 MHz-lock-in-range and ?253dB-FoMjitter 12-to-14.5 GHz subsampling PLL with a 150?W frequency-disturbance-correcting loop using a low-power unevenly spaced edge generator","author":"lim","year":"2020","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.695039"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.848214"},{"key":"ref11","first-page":"258","article-title":"A 76fsrms jitter and ?40dBc integrated-phase-noise 28-to-31 GHz frequency synthesizer based on digital sub-sampling PLL using optimally spaced voltage comparators and background loop-gain optimization","author":"kim","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3106237"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206955"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218380"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref16","first-page":"1542","article-title":"A sub-mW 2.4-GHz active-mixer-adopted sub-sampling PLL achieving an FoM of ?256 dB","volume":"55","author":"lee","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215792"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2930899"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2904884"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492419"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3062554"},{"key":"ref28","first-page":"1","article-title":"A 28 nm CMOS digital fractional-N PLL with ?245.5dB FOM and a frequency tripler for 802.11ABGN\/Ac radio","author":"gao","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492340"},{"key":"ref29","first-page":"611","article-title":"Low jitter design of a 0.35 ?m-CMOS frequency divider operating up to 3 GHz","author":"romano","year":"2002","journal-title":"Proc 28th Eur Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662364"},{"key":"ref9","first-page":"451","article-title":"32.6 A K-band 12.1-to-16.6 GHz subsampling ADPLL with 47.3fsrms jitter based on a stochastic flash TDC and coupled dual-core DCO in 16 nm FinFET CMOS","author":"thaller","year":"2021","journal-title":"IEEE Int Solid-State Circ Conf (ISSCC)"},{"key":"ref4","first-page":"378","article-title":"A 7.4-to-14 GHz PLL with 54fsrms jitter in 16 nm FinFET for integrated RF-data-converter SoCs","author":"turker","year":"2018","journal-title":"Proc IEEE Int Solid State Circuits Conf (ISSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063135"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063094"},{"key":"ref5","first-page":"488","article-title":"A 0.65V 12-to-16 GHz sub-sampling PLL with 56.4fsrms integrated jitter and ?256.4dB FoM","author":"zhang","year":"2019","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10136239\/09983971.pdf?arnumber=9983971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T18:10:23Z","timestamp":1686593423000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9983971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3225105","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}