{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,16]],"date-time":"2026-02-16T08:26:22Z","timestamp":1771230382051,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1109\/jssc.2022.3228765","type":"journal-article","created":{"date-parts":[[2022,12,21]],"date-time":"2022-12-21T18:53:09Z","timestamp":1671648789000},"page":"1117-1128","source":"Crossref","is-referenced-by-count":22,"title":["An Eight-Core RISC-V Processor With Compute Near Last Level Cache in Intel 4 CMOS"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4813-3844","authenticated-orcid":false,"given":"Gregory K.","family":"Chen","sequence":"first","affiliation":[{"name":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6794-8806","authenticated-orcid":false,"given":"Phil C.","family":"Knag","sequence":"additional","affiliation":[{"name":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Carlos","family":"Tokunaga","sequence":"additional","affiliation":[{"name":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2428-7099","authenticated-orcid":false,"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2985963"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3019349"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162949"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062985"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830322"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731716"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3007185"},{"key":"ref17","first-page":"1","article-title":"Graphcore","volume-title":"Proc. IEEE Hot Chips Symp.","author":"Knowles"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365939"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3115466"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365789"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9566904"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3045564"},{"key":"ref23","first-page":"1","article-title":"Agile SoC development with open ESP","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Mantovani"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480128"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00022"},{"key":"ref26","article-title":"Proximu: Efficiently scaling DNN inference in multi-core CPUs through near-cache compute","author":"Nori","year":"2020","journal-title":"arxiv:2011.11695"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731694"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365862"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731711"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref34","volume-title":"Accelerating Compute by Cramming it into DRAM Memory","author":"Morgan","year":"2022"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174101"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731773"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063072"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref40","first-page":"1","article-title":"OpenPiton+ Ariane: The first SMP Linux-booting RISCV system scaling from one to many cores","volume-title":"Proc. Workshop Comput. Archit. Res. RISC-V","author":"Balkind"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872414"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830518"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830194"},{"key":"ref44","volume-title":"OpenPiton+ Ariane in action","author":"Balkind"},{"key":"ref45","first-page":"446","article-title":"MLPerf tiny benchmark","volume-title":"Proc. Neural Inf. Process. Syst.","author":"Banbury"},{"key":"ref46","first-page":"3637","article-title":"Matching networks for one shot learning","volume-title":"Proc. Neural Inf. Process. Syst.","author":"Vinyals"},{"key":"ref47","first-page":"1","article-title":"One-shot learning with memory-augmented neural networks using a 64-kbit, 118 GOPS\/W RRAM-based non-volatile associative memory","volume-title":"Proc. IEEE Symp. VLSI Technol.","author":"Li"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1126\/science.aab3050"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10082904\/09994784.pdf?arnumber=9994784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T12:45:59Z","timestamp":1706791559000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9994784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":48,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3228765","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4]]}}}