{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T04:04:34Z","timestamp":1783397074675,"version":"3.54.6"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100019906","name":"Infineon Technologies, Villach","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100019906","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/jssc.2022.3228899","type":"journal-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T18:37:46Z","timestamp":1671734266000},"page":"634-646","source":"Crossref","is-referenced-by-count":19,"title":["A 72-fs-Total-Integrated-Jitter Two-Core Fractional-<i>N<\/i> Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2986-9570","authenticated-orcid":false,"given":"Francesco","family":"Buccoleri","sequence":"first","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5983-5609","authenticated-orcid":false,"given":"Simone M.","family":"Dartizio","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9743-5726","authenticated-orcid":false,"given":"Francesco","family":"Tesolin","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2243-5588","authenticated-orcid":false,"given":"Luca","family":"Avallone","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Villach, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2301-5702","authenticated-orcid":false,"given":"Alessio","family":"Santiccioli","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3277-9261","authenticated-orcid":false,"given":"Agata","family":"Iesurum","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria dell&#x2019;Informazione, University of Padova, Padua, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giovanni","family":"Steffan","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Villach, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dmytro","family":"Cherniak","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Villach, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6167-6512","authenticated-orcid":false,"given":"Luca","family":"Bertulessi","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5664-9197","authenticated-orcid":false,"given":"Andrea","family":"Bevilacqua","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria dell&#x2019;Informazione, University of Padova, Padua, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7084-0721","authenticated-orcid":false,"given":"Carlo","family":"Samori","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0315-514X","authenticated-orcid":false,"given":"Andrea L.","family":"Lacaita","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0895-1700","authenticated-orcid":false,"given":"Salvatore","family":"Levantino","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869097"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050525"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365775"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/rfic51843.2021.9490476"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/rfic.2018.8428846"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731683"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3116860"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/cicc53496.2022.9772796"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365972"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2993717"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2940332"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2918940"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2936765"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272340"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2019.8780247"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365850"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662488"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310342"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3123827"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951377"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310281"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2697442"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3167109"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844187"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2657792"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2876462"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365949"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.848214"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063094"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830398"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857359"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268514"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865460"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2014.6942026"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC51843.2021.9490439"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1987.1096820"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10051119\/09996380.pdf?arnumber=9996380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T11:34:35Z","timestamp":1709379275000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9996380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":40,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3228899","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3]]}}}