{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:52:46Z","timestamp":1780674766110,"version":"3.54.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/jssc.2022.3229828","type":"journal-article","created":{"date-parts":[[2022,12,30]],"date-time":"2022-12-30T18:55:38Z","timestamp":1672426538000},"page":"2098-2108","source":"Crossref","is-referenced-by-count":8,"title":["Disturbance Aware Dynamic Power Reduction in Synchronous 2RW Dual-Port 8T SRAM by Self-Adjusting Wordline Pulse Timing"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8552-4070","authenticated-orcid":false,"given":"Yoshisato","family":"Yokoyama","sequence":"first","affiliation":[{"name":"Yoshisato Yokoyama and Koji Nii were with Renesas Electronics Corporation, Tokyo, Kodaira, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9986-5308","authenticated-orcid":false,"given":"Koji","family":"Nii","sequence":"additional","affiliation":[{"name":"Yoshisato Yokoyama and Koji Nii were with Renesas Electronics Corporation, Tokyo, Kodaira, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuichiro","family":"Ishii","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shinji","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Yoshisato Yokoyama and Koji Nii were with Renesas Electronics Corporation, Tokyo, Kodaira, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7139-7274","authenticated-orcid":false,"given":"Kazutoshi","family":"Kobayashi","sequence":"additional","affiliation":[{"name":"Kyoto Institute of Technology, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993654"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573459"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409673"},{"key":"ref15","first-page":"266c","article-title":"A 0.094 ?m2 high density and aging resilient 8T SRAM with 14 nm FinFET technology featuring 560 mV VMIN with read and write assist","author":"koo","year":"2015","journal-title":"Proc VLSI Circuits Symp"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2017.8309224"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063051"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418031"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2013.6749669"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2228398"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917568"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008851"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858411"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493935"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993088"},{"key":"ref17","first-page":"116c","article-title":"FMAX\/VMIN and noise margin impacts of aging on domino read, static write, and retention of 8T 1R1W SRAM arrays in 22nm high-k\/metal-gate tri-gate CMOS","author":"kulkami","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662415"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2607219"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240204"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162822"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2864267"},{"key":"ref24","first-page":"211","article-title":"A 45 nm dual-port SRAM with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.74"},{"key":"ref23","first-page":"508","article-title":"A 90nm dual-port SRAM with 2.04 ?m2 8T-thin cell using dynamically-controlled column bias scheme","author":"nii","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838501"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681849"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISNCC52172.2021.9615627"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3082760"},{"key":"ref20","first-page":"334","article-title":"24.1 A 6.2 GHz single ended current sense amplifier (CSA) based compileable 8T SRAM in 7nm FinFET technology","author":"fritsch","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187551"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1002\/0470068329"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844124"},{"key":"ref44","author":"nii","year":"2002","journal-title":"Semiconductor memory device"},{"key":"ref21","first-page":"145","article-title":"A configurable 2-in-1 SRAM compiler with constant-negative-level write driver for low Vmin in 16nm fin-FET CMOS","author":"wu","year":"2014","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref43","author":"nii","year":"2003","journal-title":"Semiconductor memory"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560339"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013766"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718338"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.3.91"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165589"},{"key":"ref4","first-page":"1","article-title":"A multi banked–multi ported–Non blocking shared L2 cache for MPSoC platforms","author":"loi","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342724"},{"key":"ref6","year":"2019","journal-title":"7 Series FPGAs Memory Resources"},{"key":"ref5","year":"2013","journal-title":"Spartan-3 FPGA Family Data Sheet"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3092759"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10164681\/10003987.pdf?arnumber=10003987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T17:42:01Z","timestamp":1689615721000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10003987\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":48,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3229828","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}