{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:20:54Z","timestamp":1772554854623,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1109\/jssc.2022.3230372","type":"journal-article","created":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T18:42:29Z","timestamp":1672252949000},"page":"1106-1116","source":"Crossref","is-referenced-by-count":13,"title":["A 7-Gbps SCA-Resistant Multiplicative-Masked AES Engine in Intel 4 CMOS"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7399-1886","authenticated-orcid":false,"given":"Raghavan","family":"Kumar","sequence":"first","affiliation":[{"name":"Intel labs, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Vikram B.","family":"Suresh","sequence":"additional","affiliation":[{"name":"Intel labs, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Sachin","family":"Taneja","sequence":"additional","affiliation":[{"name":"Intel labs, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Mark A.","family":"Anders","sequence":"additional","affiliation":[{"name":"Intel labs, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[{"name":"Intel labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4220-3346","authenticated-orcid":false,"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Intel labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5207-1079","authenticated-orcid":false,"given":"Vivek","family":"De","sequence":"additional","affiliation":[{"name":"Intel labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1344-7533","authenticated-orcid":false,"given":"Sanu K.","family":"Mathew","sequence":"additional","affiliation":[{"name":"Intel labs, Intel Corporation, Hillsboro, OR, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746316"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456932"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_19"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68914-0_27"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731739"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_16"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_15"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.431-468"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176671"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960482"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034081"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822691"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3032975"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3052146"},{"key":"ref18","first-page":"1","article-title":"A testing methodology for side-channel resistance validation","volume-title":"Proc. NIST Non-Invasive Attack Testing Workshop","author":"Goodwill"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30564-4_5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref21","article-title":"Further scramblings of Marsaglia\u2019s xorshift generators","author":"Vigna","year":"2014","journal-title":"arXiv:1404.0390"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830194"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830470"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10082904\/09999729.pdf?arnumber=9999729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T04:51:01Z","timestamp":1710391861000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9999729\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3230372","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4]]}}}