{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T17:23:24Z","timestamp":1790443404017,"version":"4.1.0"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001459","name":"Singapore Ministry of Education Academic Research Fund Tier 2","doi-asserted-by":"publisher","award":["MOE2019-T2-1-114"],"award-info":[{"award-number":["MOE2019-T2-1-114"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/jssc.2022.3230697","type":"journal-article","created":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T18:39:24Z","timestamp":1672339164000},"page":"1610-1622","source":"Crossref","is-referenced-by-count":22,"title":["A Single-Channel Voltage-Scalable 8-GS\/s 8-b >37.5-dB SNDR Time-Domain ADC With Asynchronous Pipeline Successive Approximation in 28-nm CMOS"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6332-2304","authenticated-orcid":false,"given":"Qian","family":"Chen","sequence":"first","affiliation":[{"name":"Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0298-6232","authenticated-orcid":false,"given":"Chirn Chye","family":"Boon","sequence":"additional","affiliation":[{"name":"Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7462-1748","authenticated-orcid":false,"given":"Qing","family":"Liu","sequence":"additional","affiliation":[{"name":"Kun Gao Xinxin Technologies PTE. Ltd., Centro Bianco, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0640-8544","authenticated-orcid":false,"given":"Yuan","family":"Liang","sequence":"additional","affiliation":[{"name":"Kun Gao Xinxin Technologies PTE. Ltd., Centro Bianco, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","first-page":"466","article-title":"27.6 A 4GS\/s 13b pipelined ADC with capacitor and amplifier sharing in 16 nm CMOS","author":"wu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref57","first-page":"1","article-title":"A 0.6V 1.17ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16x spatial redundancy in 14 nm FinFET technology","author":"kim","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"254","article-title":"16.3 A single-channel 5.5 mW 3.3GS\/s 6b fully dynamic pipelined ADC with post-amplification residue generation","author":"zheng","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094546"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852042"},{"key":"ref59","first-page":"1","article-title":"A 6bit 1.2 GHz symmetric successive approximation energy-efficient time-to-digital converter in 40 nm CMOS","author":"chen","year":"2020","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref14","first-page":"62","article-title":"A 5GS\/s 158.6 mW 12b passive-sampling 8x-interleaved hybrid ADC with 9.4 ENOB and 160.5 dB FoMS in 28 nm CMOS","author":"ramkaj","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2788872"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032260"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3200678"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3077881"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"ref17","first-page":"1125","article-title":"A single-slope 80MS\/s ADC using two-step time-to-digital conversion","author":"park","year":"2009","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref16","first-page":"254","article-title":"A 5GS\/s voltage-to-time converter in 90 nm CMOS","author":"macpherson","year":"2008","journal-title":"Proc IEEE Eur Microw Integr Circuits Conf (EuMIC)"},{"key":"ref19","first-page":"1","article-title":"A 5GS\/s 4-bit time-based single-channel CMOS ADC for radio astronomy","author":"macpherson","year":"2013","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2022208"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217892"},{"key":"ref50","first-page":"48","article-title":"Dynamic comparator noise and metastability simulation techniques","author":"evans","year":"2017","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2907401"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3025605"},{"key":"ref48","first-page":"280","article-title":"15.5 A 0.6 V 1.17ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16x spatial redundancy in 14 nm FinFET technology","author":"kim","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2305075"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3023245"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3116591"},{"key":"ref44","first-page":"160","article-title":"A 10GS\/s 8b 25fJ\/c-s 2850 ?m2 two-step time-domain ADC using delay-tracking pipelined-SAR TDC with 500fs time step in 14 nm CMOS technology","author":"liu","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492436"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-022-02019-w"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2682268"},{"key":"ref7","first-page":"388","article-title":"22.6 A 2.2 GS\/s 7b 27.4 mW time-based folding-flash ADC with resistively averaged voltage-to-time amplifiers","author":"masaya","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2460371"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2785349"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418108"},{"key":"ref6","first-page":"26","article-title":"A 6b 3GS\/s 11 mW fully dynamic flash ADC in 40 nm CMOS with reduced number of comparators","author":"shu","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502268"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3079338"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987699"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780209"},{"key":"ref37","first-page":"186","article-title":"10.8 A 4-element 500 MHz-modulated-BW 40 mW 6b 1GS\/s analog-time-to-digital-converter-enabled spatial signal processor in 65 nm CMOS","author":"ghaderi","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10212650"},{"key":"ref31","first-page":"288","article-title":"A 2-GS\/s 8-bit non-interleaved time-domain flash ADC based on remainder number system in 65-nm CMOS","volume":"53","author":"zhu","year":"2017","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558105"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780180"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2850806"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519397"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063128"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2990910"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3012776"},{"key":"ref24","first-page":"141","article-title":"A 500 MHz-BW ?52.5 dB-THD voltage-to-time converter utilizing a two-step transition inverter","author":"takuji","year":"2016","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387459"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662350"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180535"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293019"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993683"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2319973"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IranianCEE.2019.8786439"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2483360"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2558487"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870554"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351554"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2718671"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10136239\/10003071.pdf?arnumber=10003071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T18:10:43Z","timestamp":1686593443000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10003071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":63,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3230697","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}