{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:20:58Z","timestamp":1781972458461,"version":"3.54.5"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["ECCS-2146476"],"award-info":[{"award-number":["ECCS-2146476"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/jssc.2022.3233373","type":"journal-article","created":{"date-parts":[[2023,1,24]],"date-time":"2023-01-24T19:10:43Z","timestamp":1674587443000},"page":"2087-2097","source":"Crossref","is-referenced-by-count":36,"title":["ASCH-PUF: A \u201cZero\u201d Bit Error Rate CMOS Physically Unclonable Function With Dual-Mode Low-Cost Stabilization"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1260-4536","authenticated-orcid":false,"given":"Yan","family":"He","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3118-1409","authenticated-orcid":false,"given":"Dai","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7491-978X","authenticated-orcid":false,"given":"Zhanghao","family":"Yu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7220-9389","authenticated-orcid":false,"given":"Kaiyuan","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3157811"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2120650"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870303"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063027"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674841"},{"key":"ref14","first-page":"278","article-title":"16.2 A 0.19pJ\/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22 nm CMOS","author":"mathew","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref20","year":"2018","journal-title":"NIST SP800-90B Entropy Sources Used for Random Bit Generation"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2586498"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365942"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636859"},{"key":"ref21","year":"2010","journal-title":"NIST SP 800-22 Documentation and Software-Random Bit Generation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3050959"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.4241357"},{"key":"ref17","first-page":"239","article-title":"13fJ\/bit probing-resilient 250K PUF array with soft darkbit masking for 1.94% bit-error in 22 nm tri-gate CMOS","author":"satpathy","year":"2014","journal-title":"Proc ESSCIRC 40th Eur Solid State Circuits Conf (ESSCIRC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2996772"},{"key":"ref19","first-page":"506","article-title":"36.5 An automatic self-checking and healing physically unclonable function (PUF) with <3&#x00D7;10-8 bit error rate","volume":"64","author":"he","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431482"},{"key":"ref8","first-page":"158","article-title":"8.7 physically unclonable function for secure key generation with a key error rate of 2E-38 in 45 nm smart-card chips","author":"karpinskyy","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865584"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310219"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938133"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3035207"},{"key":"ref6","first-page":"426","article-title":"Physically unclonable function in 28 nm fdsoi technology achieving high reliability for AEC-Q 100 grade 1 and ISO 26262 ASIL-B","author":"choi","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963002"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/10164681\/10025022-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10164681\/10025022.pdf?arnumber=10025022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T17:41:37Z","timestamp":1689615697000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10025022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":24,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2022.3233373","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}