{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T15:54:21Z","timestamp":1776182061496,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for Design of Analog-Digital Integrated Circuits"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/jssc.2023.3241878","type":"journal-article","created":{"date-parts":[[2023,2,16]],"date-time":"2023-02-16T21:16:11Z","timestamp":1676582171000},"page":"1386-1399","source":"Crossref","is-referenced-by-count":11,"title":["A Sub-\u03bcW Energy Harvester Architecture With Reduced Top\/Bottom Plate Switching Loss Achieving 80.66% Peak Efficiency in 180-nm CMOS"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8739-7810","authenticated-orcid":false,"given":"Mohamed","family":"Megahed","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1737-7950","authenticated-orcid":false,"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2346788"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746332"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858425"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2012.6177065"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2012.2221233"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433921"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715201"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2265973"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959505"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702667"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3025722"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2014.6858364"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063082"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418712"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2726345"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2934985"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487640"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2503350"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2645741"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528478"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2013.6520285"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2893943"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780341"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4280-6"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.21236\/ADA538398","volume-title":"A design methodology for switched-capacitor DC-DC converters","author":"Seeman","year":"2009"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.915182"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811991"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.1995.474969"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2538724"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.663564"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MIM.2011.5735252"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2387167"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2275660"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2009.4977440"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2521886"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757485"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10107667\/10042409.pdf?arnumber=10042409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T19:25:35Z","timestamp":1709407535000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10042409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":36,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3241878","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}