{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:23:50Z","timestamp":1781713430044,"version":"3.54.5"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/jssc.2023.3242617","type":"journal-article","created":{"date-parts":[[2023,2,16]],"date-time":"2023-02-16T23:07:06Z","timestamp":1676588826000},"page":"2252-2266","source":"Crossref","is-referenced-by-count":25,"title":["Analysis and Design of a Dual-Mode VCO With Inherent Mode Compensation Enabling a 7.9\u201314.3-GHz 85-fs-rms Jitter PLL"],"prefix":"10.1109","volume":"58","author":[{"given":"Yizhuo","family":"Wang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3733-9895","authenticated-orcid":false,"given":"Jiahe","family":"Shi","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0044-1231","authenticated-orcid":false,"given":"Hao","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5442-092X","authenticated-orcid":false,"given":"Shujiang","family":"Ji","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiyun","family":"Mao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7182-1219","authenticated-orcid":false,"given":"Tenghao","family":"Zou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8742-687X","authenticated-orcid":false,"given":"Jun","family":"Tao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5673-1115","authenticated-orcid":false,"given":"Hao","family":"Min","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7012-404X","authenticated-orcid":false,"given":"Na","family":"Yan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218332"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820149"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2913642"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3063409"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3028382"},{"key":"ref37","first-page":"388","article-title":"A 25.8 GHz integer-N PLL with time-amplifying phase-frequency detector achieving 60fsrms jitter, ?252.8dB FoMJ, and robust lock acquisition performance","author":"geng","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3004859"},{"key":"ref36","first-page":"1","article-title":"A 480-multiplication-factor 13.2-to-17.3 GHz sub-sampling PLL achieving 6.6 mW power and ?248.1 dB FoM using a proportionally divided charge pump","volume":"65","author":"zhang","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref31","first-page":"1542","article-title":"A sub-mW 2.4-GHz active-mixer-adopted sub-sampling PLL achieving an FoM of ?256 dB","volume":"55","author":"lee","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967562"},{"key":"ref11","first-page":"216","article-title":"A 20.7–31.8 GHz dual-mode voltage waveform-shaping oscillator with 195.8dBc\/Hz FoMT in 28 nm CMOS","author":"shu","year":"2018","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref33","first-page":"451","article-title":"32.6 a K-band 12.1-to-16.6 GHz subsampling ADPLL with 47.3fsrms jitter based on a stochastic flash TDC and coupled dual-core DCO in 16 nm FinFET CMOS","author":"thaller","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2647723"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3105335"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2647698"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2846029"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2169729"},{"key":"ref19","first-page":"1","article-title":"A 7.9–14.3 GHz ?243.3 dB FoMT sub-sampling PLL with transformer-based dual-mode VCO in 40 nm CMOS","author":"wang","year":"2021","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682841"},{"key":"ref24","first-page":"396","article-title":"A 975-to-1960 MHz fast-locking fractional-N synthesizer with adaptive bandwidth control and 4\/4.5 prescaler for digital TV tuners","author":"lu","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865460"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2014449"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015797"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144030"},{"key":"ref22","first-page":"444","article-title":"32.2 A 14 nm analog sampling fractional-N PLL with a digital-to-time converter range-reduction technique achieving 80fs integrated jitter and 93fs at near-integer channels","volume":"64","author":"wu","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","first-page":"370","article-title":"21.6 A 2.4-to-5.3 GHz dual-core CMOS VCO with concentric 8-shaped coils","author":"fanori","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref27","author":"kraft","year":"1988","journal-title":"A software package for sequential quadratic programming"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2091203"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2320952"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2190185"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030110"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref6","first-page":"378","article-title":"A 7.4-to-14 GHz PLL with 54fsrms jitter in 16 nm FinFET for integrated RF-data-converter SoCs","author":"turker","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"42","article-title":"2.4 A 2-to-16 GHz BiCMOS ?? fractional-N PLL synthesizer with integrated VCOs and frequency doubler for wireless backhaul applications","author":"copani","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10192489\/10045753.pdf?arnumber=10045753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T17:52:21Z","timestamp":1692035541000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10045753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":37,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3242617","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}