{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:20:04Z","timestamp":1772644804491,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Maxlinear, Inc"},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/jssc.2023.3243305","type":"journal-article","created":{"date-parts":[[2023,2,20]],"date-time":"2023-02-20T23:09:31Z","timestamp":1676934571000},"page":"1623-1635","source":"Crossref","is-referenced-by-count":8,"title":["Improving Linearity in CMOS Phase Interpolators"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5087-9840","authenticated-orcid":false,"given":"Amit Kumar","family":"Mishra","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada"}]},{"given":"Yifei","family":"Li","sequence":"additional","affiliation":[{"name":"Maxlinear, Inc, Carlsbad, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4686-3170","authenticated-orcid":false,"given":"Pawan","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Maxlinear, Inc, Carlsbad, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0383-1929","authenticated-orcid":false,"given":"Sudip","family":"Shekhar","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585994"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196313"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369494"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2281142"},{"key":"ref10","first-page":"1","article-title":"A 9b-linear 14 GHz integrating-mode phase interpolator in 5 nm FinFET process","author":"mishra","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662292"},{"key":"ref1","first-page":"390","article-title":"A 4-to-16 GHz inverter-based injection-locked quadrature clock generator with phase interpolators for multi-standard I\/Os in 7 nm FinFET","author":"chen","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","first-page":"292","article-title":"A 65 nm CMOS, 3.5-to-11 GHz, less-than- 1.45 LSB-INLpp, 7b twin phase interpolator with a wideband, low-noise delta quadrature delay-locked loop for high-speed data links","author":"wang","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2344008"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702711"},{"key":"ref18","first-page":"599","article-title":"A 10 Gbps burst-mode CDR circuit in 0.18 ?m CMOS","author":"liang","year":"2006","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2412688"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780346"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2592620"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5775034"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274892"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662523"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662495"},{"key":"ref29","article-title":"A very high linearity twin phase interpolator with a low-noise and wideband delta quadrature DLL for high-speed data link clocking","author":"wang","year":"2022","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914287"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702742"},{"key":"ref9","first-page":"320c","article-title":"A 60 Gb\/s 1.9 pJ\/bit NRZ optical-receiver with low latency digital CDR in 14 nm CMOS FinFET","author":"cevrero","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027509"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3124486"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2550499"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10136239\/10049096.pdf?arnumber=10049096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T18:10:47Z","timestamp":1686593447000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10049096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":29,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3243305","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}