{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:22:43Z","timestamp":1774966963139,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korean Government","award":["NRF-2022R1A2C3012245"],"award-info":[{"award-number":["NRF-2022R1A2C3012245"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/jssc.2023.3250706","type":"journal-article","created":{"date-parts":[[2023,3,7]],"date-time":"2023-03-07T19:03:16Z","timestamp":1678215796000},"page":"2314-2325","source":"Crossref","is-referenced-by-count":28,"title":["A 33-Gb\/s\/Pin 1.09-pJ\/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces"],"prefix":"10.1109","volume":"58","author":[{"given":"Youngwook","family":"Kwon","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]},{"given":"Hyunsu","family":"Park","sequence":"additional","affiliation":[{"name":"SK Hynix Inc., Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0594-4206","authenticated-orcid":false,"given":"Yoonjae","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8247-6277","authenticated-orcid":false,"given":"Jincheol","family":"Sim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9545-9196","authenticated-orcid":false,"given":"Jonghyuck","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]},{"given":"Seungwoo","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Semiconductor System Engineering, Korea University, Seoul, South Korea"}]},{"given":"Kyeong-Min","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix Inc., Icheon, South Korea"}]},{"given":"Changkyu","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]},{"given":"Hae-Kang","family":"Jung","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4379-7905","authenticated-orcid":false,"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746698"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2774276"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC48613.2020.9336112"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3098821"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3006864"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662462"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2962655"},{"key":"ref1","first-page":"1","article-title":"A 480 Gb\/s\/mm 1.7 pJ\/b short-reach wireline transceiver using single-ended NRZ for die-to-die applications","author":"mccollough","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","first-page":"216","article-title":"A 19 Gb\/s 38 mW 1-tap speculative DFE receiver in 90 nm CMOS","author":"turker","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062937"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2948806"},{"key":"ref18","first-page":"382","article-title":"An 8.5 Gb\/s\/pin 12 Gb-LPDDR5 SDRAM with a hybrid-bank architecture using skew-tolerant, low-power and speed-boosting techniques in a 2nd generation 10 nm DRAM process","author":"chi","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830454"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492390"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3208280"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3222203"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231255"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3171796"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3143876"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3104093"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3042240"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830507"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2611009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596773"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875092"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10192489\/10061853.pdf?arnumber=10061853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T17:51:52Z","timestamp":1692035512000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10061853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3250706","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}