{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,13]],"date-time":"2026-07-13T19:06:14Z","timestamp":1783969574942,"version":"3.55.0"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS 17-19235"],"award-info":[{"award-number":["CNS 17-19235"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS 19-35573"],"award-info":[{"award-number":["CNS 19-35573"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/jssc.2023.3253425","type":"journal-article","created":{"date-parts":[[2023,3,23]],"date-time":"2023-03-23T17:48:14Z","timestamp":1679593694000},"page":"2383-2398","source":"Crossref","is-referenced-by-count":12,"title":["A 334 \u03bcW 0.158 mm<sup>2<\/sup> ASIC for Post-Quantum Key-Encapsulation Mechanism Saber With Low-Latency Striding Toom\u2013Cook Multiplication"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7842-030X","authenticated-orcid":false,"given":"Archisman","family":"Ghosh","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0457-5728","authenticated-orcid":false,"given":"Jose Maria Bermudo","family":"Mera","sequence":"additional","affiliation":[{"name":"COSIC, Katholieke Universiteit Leuven (KU Leuven), Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2594-588X","authenticated-orcid":false,"given":"Angshuman","family":"Karmakar","sequence":"additional","affiliation":[{"name":"IIT Kanpur, Kanpur, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1843-0124","authenticated-orcid":false,"given":"Debayan","family":"Das","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0069-7971","authenticated-orcid":false,"given":"Santosh","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0879-076X","authenticated-orcid":false,"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[{"name":"COSIC, Katholieke Universiteit Leuven (KU Leuven), Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5566-8946","authenticated-orcid":false,"given":"Shreyas","family":"Sen","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29011-4_42"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1536414.1536461"},{"key":"ref15","first-page":"589","article-title":"Dimension-preserving reductions from LWE to LWR","author":"alperin-sheriff","year":"2016","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49096-9_9"},{"key":"ref11","author":"d\u2019anvers","year":"2020","journal-title":"SABER Technical Report National Institute of Standards and Technology"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-014-9938-4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.2307\/2004932"},{"key":"ref16","first-page":"57","article-title":"Learning with rounding, revisited&#x2014;New reduction, properties and applications","volume":"8042","author":"alwen","year":"2013","journal-title":"Proc 33rd Annu Cryptol Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.243-266"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i2.222-244"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1277548.1277552"},{"key":"ref45","author":"bernstein","year":"2001","journal-title":"Multidigit Multiplication for Mathematicians"},{"key":"ref48","author":"bertoni","year":"2022","journal-title":"KECCAK in VHDL"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662528"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40041-4_24"},{"key":"ref41","first-page":"530","article-title":"High-speed SABER key encapsulation mechanism in 65 nm CMOS","author":"imran","year":"2022","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i4.17-61"},{"key":"ref43","first-page":"1","article-title":"LEIA: A 2.05 mm2 140 mW lattice encryption instruction accelerator in 40 nm CMOS","author":"song","year":"2018","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref49","first-page":"514","article-title":"A 28 nm 48 KOPS 3.4 ?J\/Op agile crypto-processor for post-quantum cryptography on multi-mathematical problems","author":"zhu","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1039488.1039490"},{"key":"ref7","author":"alagic","year":"2022","journal-title":"Angela Robinson and Daniel Smith-Tone Status Report on the Third Round of the NIST Post-Quantum Cryptography Standardization Process"},{"key":"ref9","first-page":"1","article-title":"On ideal lattices and learning with errors over rings","volume":"6110","author":"lyubashevsky","year":"2010","journal-title":"Advances in Cryptology"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539795293172"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39799-X_31"},{"key":"ref6","year":"2017","journal-title":"Post-Quantum Cryptography Standardization"},{"key":"ref5","article-title":"Shor&#x2019;s discrete logarithm quantum algorithm for elliptic curves","author":"proos","year":"2003","journal-title":"arXiv quant-ph\/0301141"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048395"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3222954"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474139"},{"key":"ref37","first-page":"1","article-title":"Compact domain-specific co-processor for accelerating module lattice-based KEM","author":"mera","year":"2020","journal-title":"Proc 57th ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref36","first-page":"1444","article-title":"Streamlined NTRU prime on FPGA","author":"peng","year":"2022","journal-title":"J Cryptograph Eng"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772853"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3113335"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-021-00258-7"},{"key":"ref32","first-page":"1","article-title":"NTRU algorithm specifications and supporting documentation","volume":"2019","author":"chen","year":"2019","journal-title":"Proc 2nd PQC Standardization Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2307\/2007884"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048395"},{"key":"ref38","first-page":"443","article-title":"High-speed instruction-set coprocessor for lattice-based key encapsulation mechanism: Saber in hardware","volume":"2020","author":"roy","year":"2020","journal-title":"IACR Trans Cryptograph Hardw Embedded Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317887"},{"key":"ref23","first-page":"293","article-title":"Multiplication of many-digital numbers by automatic computers","volume":"145","author":"karatsuba","year":"1962","journal-title":"Doklady Akademii Nauk SSSR"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3429983"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2814587"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i2.159-188"},{"key":"ref22","first-page":"51","article-title":"On the minimum computation time of functions","author":"cook","year":"1966"},{"key":"ref21","first-page":"714","article-title":"The complexity of a scheme of functional elements realizing the multiplication of integers","volume":"7","author":"toom","year":"1963","journal-title":"Soviet Mathematics Dokl"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662344"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-14791-3_5"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365978"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/10192489\/10079217-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10192489\/10079217.pdf?arnumber=10079217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T17:52:03Z","timestamp":1692035523000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10079217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":49,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3253425","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}