{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:22:46Z","timestamp":1781886166385,"version":"3.54.5"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/jssc.2023.3263075","type":"journal-article","created":{"date-parts":[[2023,4,6]],"date-time":"2023-04-06T17:35:16Z","timestamp":1680802516000},"page":"2513-2525","source":"Crossref","is-referenced-by-count":17,"title":["A Calibration-Free Fractional-<i>N<\/i> Analog PLL With Negligible DSM Quantization Noise"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3241-8255","authenticated-orcid":false,"given":"David","family":"Murphy","sequence":"first","affiliation":[{"name":"Broadcom Inc., Irvine, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5067-7042","authenticated-orcid":false,"given":"Dihang","family":"Yang","sequence":"additional","affiliation":[{"name":"Broadcom Inc., Irvine, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2765-4843","authenticated-orcid":false,"given":"Hooman","family":"Darabi","sequence":"additional","affiliation":[{"name":"Broadcom Inc., Irvine, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arya","family":"Behzad","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3209614"},{"key":"ref35","first-page":"448","article-title":"A 104 fsrms-jitter and ?61 dbc-fractional spur 15 GHz fractional-N subsampling PLL using a voltage-domain quantization-error cancelation technique","volume":"64","author":"kim","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"384","article-title":"A sub-100 MHz reference-driven 25-to-28 GHz fractional-N PLL with ?250 dB FoM","author":"yang","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","first-page":"445","article-title":"A 12.9-to-15.1 GHz digital PLL based on a bang-bang phase detector with adaptively optimized noise shaping achieving 107.6 fs integrated jitter","author":"mercandelli","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101046"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2936296"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3106514"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2810184"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662494"},{"key":"ref33","first-page":"172","article-title":"An 860 ?W 2.1-to-2.7 GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth smart and ZigBee) applications","author":"chillara","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2796544"},{"key":"ref32","first-page":"178","article-title":"A 0.5 V 1.6 mW 2.4 GHz fractional-N all-digital PLL for Bluetooth LE with PVT-insensitive TDC using switched-capacitor doubler in 28 nm CMOS","author":"kuo","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref2","author":"darabi","year":"2020","journal-title":"Fbar-based local oscillator generation"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310279"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref16","first-page":"444","article-title":"A 14 nm analog sampling Fractional-N PLL with a digital-to-time converter range-reduction technique achieving 80 fs integrated jitter and 93 fs at near-integer channels","author":"wu","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413851"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref18","first-page":"268","article-title":"A 66 fsrms jitter 12.8-to-15.2 GHz fractional-N bang-bang PLL with digital frequency-error recovery for fast locking","author":"santiccioli","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3033271"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063114"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417963"},{"key":"ref20","first-page":"274","article-title":"A 12.5 GHz fractional-N type-I sampling PLL achieving 58 fs integrated jitter","author":"mercandelli","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref42","first-page":"143","article-title":"A 9.2&#x2013;12 Ghz, 90 nm digital fractional-N synthesizer with stochastic TDC calibration and ?35\/?41 dbc integrated phase noise in the 5\/2.5 Ghz bands","author":"ravi","year":"2010","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642207"},{"key":"ref22","first-page":"256","article-title":"A 265 ?W fractional-N digital PLL with seamless automatic switching subsampling\/sampling feedback path and duty-cycled frequency-locked loop in 65 nm CMOS","author":"liu","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3047431"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063024"},{"key":"ref43","author":"kimura","year":"2014","journal-title":"Voltage controlled oscillator calibration"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2742518"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310276"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2209809"},{"key":"ref7","first-page":"59","article-title":"A 192 MHz differential XO based frequency quadrupler with sub-picosecond jitter in 28 nm CMOS","author":"ghahramani","year":"2015","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2008.918166"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC51843.2021.9490409"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.917116"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662488"},{"key":"ref5","first-page":"58","article-title":"An integrated BAW oscillator with&#x00B1;30 ppm frequency stability over temperature, package stress, and aging suitable for high-volume production","author":"griffith","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3047987"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10229945\/10093857.pdf?arnumber=10093857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T17:55:04Z","timestamp":1695059704000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10093857\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":44,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3263075","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}