{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T18:03:36Z","timestamp":1777485816486,"version":"3.51.4"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1652866"],"award-info":[{"award-number":["1652866"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Center of Brain-Inspired Computing (C-BRIC) in JUMP 1","award":["0000DONOTUSETHIS0000.0"],"award-info":[{"award-number":["0000DONOTUSETHIS0000.0"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/jssc.2023.3269148","type":"journal-article","created":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T18:23:07Z","timestamp":1684174987000},"page":"1885-1897","source":"Crossref","is-referenced-by-count":13,"title":["A 28-nm 8-bit Floating-Point Tensor Core-Based Programmable CNN Training Processor With Dynamic Structured Sparsity"],"prefix":"10.1109","volume":"58","author":[{"given":"Shreyas Kolala","family":"Venkataramanaiah","sequence":"first","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7703-5020","authenticated-orcid":false,"given":"Jian","family":"Meng","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4466-4824","authenticated-orcid":false,"given":"Han-Sok","family":"Suh","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4596-6170","authenticated-orcid":false,"given":"Injune","family":"Yeo","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jyotishman","family":"Saikia","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6305-1935","authenticated-orcid":false,"given":"Sai Kiran","family":"Cherupally","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1156-5538","authenticated-orcid":false,"given":"Yichi","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0778-0308","authenticated-orcid":false,"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4551-7789","authenticated-orcid":false,"given":"Jae-Sun","family":"Seo","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3021661"},{"key":"ref35","first-page":"1","article-title":"Training deep neural networks with 8-bit floating point numbers","volume":"31","author":"wang","year":"2018","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830487"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218650"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3220195"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00975"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3138092"},{"key":"ref36","first-page":"1597","article-title":"A simple framework for contrastive learning of visual representations","author":"chen","year":"2020","journal-title":"Proc Int Conf Mach Learn (ICML)"},{"key":"ref31","article-title":"Batch-shaping for learning conditional channel gated networks","author":"bejnordi","year":"2019","journal-title":"arXiv 1907 06627"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00528"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3041497"},{"key":"ref33","first-page":"1","article-title":"Channel gating neural networks","author":"hua","year":"2019","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3066572"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58539-6_9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2022.3219034"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3119554"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502276"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_39"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140753"},{"key":"ref38","first-page":"21271","article-title":"Bootstrap your own latent—A new approach to self-supervised learning","author":"grill","year":"2020","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref19","first-page":"144","article-title":"A 7 nm 4-core AI chip with 25.6TFLOPS hybrid FP8 training, 102.4TOPS INT4 inference and workload-aware throttling","author":"agrawal","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162917"},{"key":"ref24","first-page":"15625","article-title":"Sparse weight activation training","volume":"33","author":"raihan","year":"2020","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref23","first-page":"1","article-title":"Learning structured sparsity in deep neural networks","volume":"29","author":"wen","year":"2016","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2022.3182935"},{"key":"ref25","first-page":"1","article-title":"SNIP: Single-shot network pruning based on connection sensitivity","author":"lee","year":"2018","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00021"},{"key":"ref22","article-title":"An overview of gradient descent optimization algorithms","author":"ruder","year":"2016","journal-title":"arXiv 1609 04747"},{"key":"ref21","first-page":"89","article-title":"A 28 nm 8-bit floating-point tensor core based CNN training processor with dynamic activation\/weight sparsification","author":"venkataramanaiah","year":"2022","journal-title":"Proc IEEE European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref28","first-page":"9908","article-title":"Sparse training via boosting pruning plasticity with neuroregeneration","volume":"34","author":"liu","year":"2021","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref27","article-title":"Pruning filters for efficient ConvNets","author":"li","year":"2016","journal-title":"arXiv 1608 08710"},{"key":"ref29","article-title":"Dynamic channel pruning: Feature boosting and suppression","author":"gao","year":"2018","journal-title":"arXiv 1810 05331"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492420"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162795"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"},{"key":"ref4","first-page":"1","article-title":"A 40 nm 4.81TFLOPS\/W 8b floating-point training processor for non-sparse neural networks using shared exponent bias and 24-way fused multiply-add tree","author":"park","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2942367"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3066400"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2954780"},{"key":"ref40","first-page":"1","article-title":"E2-train: Training state-of-the-art CNNs with over 80% energy savings","volume":"32","author":"wang","year":"2019","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/10164681\/10124223-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10164681\/10124223.pdf?arnumber=10124223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T17:42:09Z","timestamp":1689615729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10124223\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":40,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3269148","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}