{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T11:57:17Z","timestamp":1792756637690,"version":"4.5.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Institute of Information and Communications Technology Planning and Evaluation"},{"DOI":"10.13039\/501100003621","name":"Ministry of Science and ICT","doi-asserted-by":"publisher","award":["2020-0-01300"],"award-info":[{"award-number":["2020-0-01300"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science and ICT","doi-asserted-by":"publisher","award":["2022-0-01013"],"award-info":[{"award-number":["2022-0-01013"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002546","name":"Faculty Research Fund of Sejong University in 2023","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002546","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/jssc.2023.3269765","type":"journal-article","created":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T14:07:57Z","timestamp":1685542077000},"page":"2659-2667","source":"Crossref","is-referenced-by-count":13,"title":["A 0.85-pJ\/b 16-Gb\/s\/Pin Single-Ended Transmitter With Integrated Voltage Modulation for Low-Power Memory Interfaces"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0472-0542","authenticated-orcid":false,"given":"Yong-Un","family":"Jeong","sequence":"first","affiliation":[{"name":"Department of Semiconductor Systems Engineering, Sejong University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9107-2963","authenticated-orcid":false,"given":"Suhwan","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","year":"2021","journal-title":"JEDEC Solid State Technology Association DDR5 SDRAM"},{"key":"ref12","first-page":"448","article-title":"A 16 Gb 9.5 Gb\/S\/pin LPDDR5X SDRAM with low-power schemes exploiting dynamic voltage-frequency scaling and offset-calibrated readout sense amplifiers in a fourth generation 10nm DRAM process","author":"kim","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2948806"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2748986"},{"key":"ref11","first-page":"346","article-title":"A 16 Gb sub-1 V 7.14 Gb\/s\/pin LPDDR5 SDRAM applying a mosaic architecture with a short-feedback 1-tap DFE, an FSS bus with low-level swing and an adaptively controlled body biasing in a 3rd-generation 10 nm DRAM","author":"kim","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3017775"},{"key":"ref2","first-page":"44","article-title":"A 1.2 V 30 nm 1.6 Gb\/s\/pin 4 Gb LPDDR 3 SDRAM with input skew calibration and enhanced control scheme","author":"bae","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"132","article-title":"A 1.35 V 4.3 GB\/s 1Gb LPDDR2 DRAM with controllable repeater and on-the-fly power-cut scheme for low-power and high-speed mobile application","author":"jeong","year":"2009","journal-title":"ISSCC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114205"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3104093"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874270"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2987052"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3107536"},{"key":"ref23","first-page":"488","article-title":"A 16 Gb\/s 3.6pJ\/b wireline transceiver with phase domain equalization scheme: Integrated pulse width modulation (iPWM) in 65 nm CMOS","author":"ramachandran","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3042240"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.857118"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2965565"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859808"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2973640"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2850937"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938396"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662509"},{"key":"ref9","first-page":"332","article-title":"An 8.5 Gb\/s\/pin 12 Gb-LPDDR5 SDRAM with a hybrid-bank architecture using skew-tolerant, low-power and speed-boosting techniques in a 2nd generation 10 nm DRAM process","author":"chi","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","first-page":"392","article-title":"A 4.8 Gb\/s\/pin 2 Gb LPDDR 4 SDRAM with sub-100 ?A self-refresh current for IoT applications","author":"kwak","year":"2017","journal-title":"IEEE Int Solid-State Conf (ISSCC) Dig Tech Papers Feb"},{"key":"ref3","first-page":"430","article-title":"A 3.2 Gb\/s\/pin 8 Gb 1.0 V LPDDR 4 SDRAM with integrated ECC engine for sub-1 V DRAM core operation","author":"oh","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"206","article-title":"A 16 Gb LPDDR4X SDRAM with an NBTI-tolerant circuit solution, an SWD PMOS GIDL reduction technique, an adaptive gear-down scheme and a metastable-free DQS aligner in a 10 nm class DRAM process","author":"chun","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870425"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10229945\/10138801.pdf?arnumber=10138801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T13:55:14Z","timestamp":1695045314000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10138801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":28,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3269765","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}