{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:59:05Z","timestamp":1784645945546,"version":"3.55.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Korean Government [Ministry of Science and ICT (MSIT)]","award":["2023-0-00871"],"award-info":[{"award-number":["2023-0-00871"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/jssc.2023.3270442","type":"journal-article","created":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T12:28:16Z","timestamp":1683721696000},"page":"2812-2825","source":"Crossref","is-referenced-by-count":21,"title":["SNPU: An Energy-Efficient Spike Domain Deep-Neural-Network Processor With Two-Step Spike Encoding and Shift-and-Accumulation Unit"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1783-5296","authenticated-orcid":false,"given":"Sangyeob","family":"Kim","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6665-9973","authenticated-orcid":false,"given":"Sangjin","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8526-2047","authenticated-orcid":false,"given":"Soyeon","family":"Um","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7049-9191","authenticated-orcid":false,"given":"Soyeon","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2100-1024","authenticated-orcid":false,"given":"Juhyoung","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6661-4879","authenticated-orcid":false,"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502266"},{"key":"ref12","first-page":"1","article-title":"A 1.17 TOPS\/W, 150 fps accelerator for multi-face detection and alignment","author":"mo","year":"2019","journal-title":"Proc 56th ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2966243"},{"key":"ref20","first-page":"478","article-title":"A 65 nm 8.79 TOPS\/W 23.82 mW mixed-signal oscillator-based NeuroSLAM accelerator for applications in edge robotics","author":"yoon","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870354"},{"key":"ref10","article-title":"DIET-SNN: Direct input encoding with leakage and threshold optimization in deep spiking neural networks","author":"rathi","year":"2020","journal-title":"arXiv 2008 03658"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3021661"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3066400"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2942367"},{"key":"ref16","first-page":"255","article-title":"A 4096-neuron 1M-synapse 3.8 PJ\/SOP spiking neural network with on-chip STDP learning and sparse weights in 10NM FinFET CMOS","author":"chen","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3170579"},{"key":"ref18","first-page":"372","article-title":"An 82 nW 0.53 pJ\/SOP clock-free spiking neural network with 40 ?s latency for AloT wake-up functions using ultimate-event-driven bionic architecture and computing-in-memory technique","author":"liu","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2021.3114196"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2019.00095"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01357"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062989"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492420"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2937440"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10262388\/10121702.pdf?arnumber=10121702","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T18:15:00Z","timestamp":1697480100000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10121702\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":21,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3270442","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}