{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T18:02:22Z","timestamp":1781114542123,"version":"3.54.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Realtek"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/jssc.2023.3278622","type":"journal-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:49:23Z","timestamp":1685735363000},"page":"2801-2811","source":"Crossref","is-referenced-by-count":6,"title":["A 103 fJ\/b\/dB, 10\u201326 Gb\/s Receiver With a Dual Feedback Nested Loop CDR for Wide Bandwidth Jitter Tolerance Enhancement"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8413-6946","authenticated-orcid":false,"given":"Yao-Chia","family":"Liu","sequence":"first","affiliation":[{"name":"Department of Electronics and Electrical Engineering and the Institute of Electronics, College of Electrical and Computer Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5126-9163","authenticated-orcid":false,"given":"Wei-Zen","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electronics and Electrical Engineering and the Institute of Electronics, College of Electrical and Computer Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1207-4069","authenticated-orcid":false,"given":"Yuan-Sheng","family":"Lee","sequence":"additional","affiliation":[{"name":"Realtek, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu-Hsiang","family":"Chen","sequence":"additional","affiliation":[{"name":"Realtek, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shawn","family":"Ming","sequence":"additional","affiliation":[{"name":"Realtek, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying-Hsi","family":"Lin","sequence":"additional","affiliation":[{"name":"Realtek, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7062921"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310348"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2013.6487793"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.808920"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475122"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778286"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349992"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3199438"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1992.229252"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2007.373420"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2755690"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870290"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7062922"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858362"},{"key":"ref17","volume-title":"Design of Integrated Circuits for Optical Communications","author":"Razavi","year":"2003"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.494195"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.557648"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015055"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2007.4342747"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/cicc48029.2020.9075947"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357111"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3116485"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3025285"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005780"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10262388\/10142246.pdf?arnumber=10142246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T08:44:35Z","timestamp":1709282675000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10142246\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3278622","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}