{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T20:12:06Z","timestamp":1778530326779,"version":"3.51.4"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["2018YFA0701500"],"award-info":[{"award-number":["2018YFA0701500"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["2018YFB2202900"],"award-info":[{"award-number":["2018YFB2202900"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61904197"],"award-info":[{"award-number":["61904197"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61934005"],"award-info":[{"award-number":["61934005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61825404"],"award-info":[{"award-number":["61825404"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61732020"],"award-info":[{"award-number":["61732020"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61821091"],"award-info":[{"award-number":["61821091"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61888102"],"award-info":[{"award-number":["61888102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Strategic Priority Research Program of the Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDB44000000"],"award-info":[{"award-number":["XDB44000000"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Project of Ministry of Education (MOE) Innovation Platform"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/jssc.2023.3280357","type":"journal-article","created":{"date-parts":[[2023,6,7]],"date-time":"2023-06-07T02:47:09Z","timestamp":1686106029000},"page":"2839-2850","source":"Crossref","is-referenced-by-count":44,"title":["A 28-nm RRAM Computing-in-Memory Macro Using Weighted Hybrid 2T1R Cell Array and Reference Subtracting Sense Amplifier for AI Edge Inference"],"prefix":"10.1109","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7636-0227","authenticated-orcid":false,"given":"Wang","family":"Ye","sequence":"first","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3740-9868","authenticated-orcid":false,"given":"Linfang","family":"Wang","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Zhidao","family":"Zhou","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Junjie","family":"An","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Weizeng","family":"Li","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Hanghang","family":"Gao","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Zhi","family":"Li","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8234-7400","authenticated-orcid":false,"given":"Jinshan","family":"Yue","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2291-9598","authenticated-orcid":false,"given":"Hongyang","family":"Hu","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0277-1314","authenticated-orcid":false,"given":"Xiaoxin","family":"Xu","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3387-1238","authenticated-orcid":false,"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4807-8141","authenticated-orcid":false,"given":"Jing","family":"Liu","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3573-8390","authenticated-orcid":false,"given":"Dashan","family":"Shang","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2316-0392","authenticated-orcid":false,"given":"Feng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Jinghui","family":"Tian","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2192-9655","authenticated-orcid":false,"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7062-831X","authenticated-orcid":false,"given":"Qi","family":"Liu","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref13","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","first-page":"268","article-title":"A 40 nm 64 Kb 26.56 TOPS\/W 2.37 Mb\/mm2 RRAM binary\/compute-in-memory macro with 4.23x improvement in density and75% use of sensing dynamic range","author":"spetalnick","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720557"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141370"},{"key":"ref15","first-page":"332","article-title":"Embedded 1 Mb ReRAM in 28 nm CMOS with 0.27-to-1 V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme","author":"chang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3200515"},{"key":"ref14","first-page":"434","article-title":"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage current-mode sensing scheme with 45 ns random read time","author":"chang","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","first-page":"270","article-title":"A 40 nm 60.64 TOPS\/W ECC-capable compute-in-memory\/digital 2.25 MB\/768 KB RRAM\/SRAM system with embedded cortex M3 microprocessor for edge recommendation systems","author":"chang","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00505-5"},{"key":"ref30","first-page":"245","article-title":"A 22 nm 4 Mb 8 b-precision ReRAM computing-in-memory macro with 11.91 to 195.7 TOPS\/W for tiny AI edge devices","author":"xue","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720546"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101209"},{"key":"ref10","first-page":"22.2.1","article-title":"Towards 10000 TOPS\/W DNN inference with analog in-memory computing—A circuit blueprint, device options and requirements","author":"cosemans","year":"2019","journal-title":"IEDM Tech Dig"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00676-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"ref17","first-page":"478","article-title":"An N40 256K×44 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830211"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487708"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3163197"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776570"},{"key":"ref18","first-page":"212","article-title":"A 3.6 Mb 10.1 Mb\/mm2 embedded non-volatile ReRAM macro in 22 nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5 V with sensing time of 5 ns at 0.7 V","author":"jain","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2879788"},{"key":"ref26","first-page":"500","article-title":"A fully integrated analog ReRAM based 78.4 TOPS\/W compute-in-memory chip with fully parallel MAC computing","author":"liu","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref47","first-page":"32.5.1","article-title":"DNN+NeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies","author":"peng","year":"2019","journal-title":"IEDM Tech Dig"},{"key":"ref20","first-page":"336","article-title":"A 14 nm-FinFET 1 Mb embedded 1T1R RRAM with a 0.022 ?m2 cell size using self-adaptive delayed termination and multi-cell reference","author":"yang","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265066"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510627"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3063719"},{"key":"ref21","first-page":"1","article-title":"A 14 nm 100 Kb 2T1R transpose RRAM with150X resistance ratio enhancement and 27.95% reduction on energy-latency product using low-power near threshold read operation and fast data-line current stabling scheme","author":"wang","year":"2021","journal-title":"Proc Symp VLSI Technol"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067385"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0435-7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1126\/science.abj9979"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3021397"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662469"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980744"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720630"},{"key":"ref40","first-page":"180","article-title":"A 40-nm, 2M-cell, 8 b-precision, hybrid SLC-MLC PCM computing-in-memory macro with 20.5–65.0 TOPS\/W for tiny-Al edge devices","author":"khwa","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10262388\/10145046.pdf?arnumber=10145046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T18:14:56Z","timestamp":1697480096000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10145046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":47,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3280357","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}