{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T15:11:38Z","timestamp":1784214698923,"version":"3.55.0"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1109\/jssc.2023.3280360","type":"journal-article","created":{"date-parts":[[2023,6,7]],"date-time":"2023-06-07T02:47:09Z","timestamp":1686106029000},"page":"294-306","source":"Crossref","is-referenced-by-count":15,"title":["Analysis and Design of Coupled PLL-Based CMOS Quadrature VCOs"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3277-9261","authenticated-orcid":false,"given":"Agata","family":"Iesurum","sequence":"first","affiliation":[{"name":"Department of Information Engineering, University of Padova, Padua, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7241-2723","authenticated-orcid":false,"given":"Davide","family":"Manente","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Padova, Padua, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6397-1002","authenticated-orcid":false,"given":"Fabio","family":"Padovan","sequence":"additional","affiliation":[{"name":"Infineon Technologies Austria AG, Villach, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6328-0431","authenticated-orcid":false,"given":"Matteo","family":"Bassi","sequence":"additional","affiliation":[{"name":"Infineon Technologies Austria AG, Villach, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5664-9197","authenticated-orcid":false,"given":"Andrea","family":"Bevilacqua","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Padova, Padua, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817606"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3161846"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2496187"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.924850"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166336"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2822483"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488731"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004861"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874333"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.879011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.876415"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328156"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/22.575575"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3167109"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2697442"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3094937"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804352"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2407356"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2715855"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162468"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2574716"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903057"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2442998"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813297"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2915617"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.808701"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.823590"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378596"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3043466"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911510"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891723"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1017\/cbo9780511817281"},{"key":"ref35","volume-title":"Analysis and Design of Analog Integrated Circuits","author":"Gray","year":"2009"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642207"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602214"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820149"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365972"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/EUMC.2007.4405196"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2175240"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987702"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2818681"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2935570"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10375801\/10145092.pdf?arnumber=10145092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T19:47:49Z","timestamp":1736452069000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10145092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":44,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3280360","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1]]}}}