{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T17:03:38Z","timestamp":1778346218280,"version":"3.51.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62274106"],"award-info":[{"award-number":["62274106"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2018YFB2202004"],"award-info":[{"award-number":["2018YFB2202004"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["TxACE 2712.012"],"award-info":[{"award-number":["TxACE 2712.012"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1453142"],"award-info":[{"award-number":["CCF-1453142"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1109\/jssc.2023.3283961","type":"journal-article","created":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T17:29:42Z","timestamp":1687541382000},"page":"616-625","source":"Crossref","is-referenced-by-count":3,"title":["A Metastability Risk Prediction and Mitigation Technique for Clock-Domain Crossing With Single-Stage Synchronizer in Near-Threshold-Voltage Multivoltage\/ Frequency-Domain Network-on-Chip"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9954-9025","authenticated-orcid":false,"given":"Chuxiong","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7753-644X","authenticated-orcid":false,"given":"Weifeng","family":"He","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8281-9121","authenticated-orcid":false,"given":"Yanan","family":"Sun","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4263-463X","authenticated-orcid":false,"given":"Lin","family":"Shao","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3603-6016","authenticated-orcid":false,"given":"Bo","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8379-0321","authenticated-orcid":false,"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9722-0979","authenticated-orcid":false,"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/s18093171."},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2617317"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2978137"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC49171.2020.00013"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2748623"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.350196"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895514"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.04.008"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/asscc.2017.8240259"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993629"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2402222"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3077074"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.20"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783336"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2365878"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/82.917781"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484872"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063126"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036856"},{"key":"ref20","first-page":"509","article-title":"On-chip interconnects: Basic concepts, designs and future opportunities","volume-title":"Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Thonnart"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.19"},{"key":"ref23","first-page":"30","article-title":"A 3.6 GB\/s 1.3 mW 400 mV 0.051 mm2 near-threshold voltage resilient router in 22 nm tri-gate CMOS","volume-title":"Proc. Symp. VLSI Technol.","author":"Paul"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/10416291\/10159987-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10416291\/10159987.pdf?arnumber=10159987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T13:05:54Z","timestamp":1706792754000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10159987\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3283961","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]}}}