{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:34:45Z","timestamp":1777127685770,"version":"3.51.4"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA DSSoC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Stanford AHA Agile Hardware Center and Affiliates Program"},{"name":"Intel\u2019s Science and Technology Center"},{"DOI":"10.13039\/100015269","name":"Stanford SystemX Alliance","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100015269","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SRC JUMP 2.0 PRISM Center"},{"name":"NSF CAREER Award","award":["2238006"],"award-info":[{"award-number":["2238006"]}]},{"name":"Hellman Faculty Scholar Program, and Apple Stanford EE Ph.D. Fellowship"},{"DOI":"10.13039\/100014037","name":"Department of Defense (DoD) through the National Defense Science and Engineering Graduate (NDSEG) Fellowship Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014037","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/jssc.2023.3313116","type":"journal-article","created":{"date-parts":[[2023,9,21]],"date-time":"2023-09-21T17:43:37Z","timestamp":1695318217000},"page":"947-959","source":"Crossref","is-referenced-by-count":15,"title":["Amber: A 16-nm System-on-Chip With a Coarse- Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9860-4942","authenticated-orcid":false,"given":"Kathleen","family":"Feng","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6224-4690","authenticated-orcid":false,"given":"Taeyoung","family":"Kong","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"given":"Kalhan","family":"Koul","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8232-1603","authenticated-orcid":false,"given":"Jackson","family":"Melchert","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2549-9525","authenticated-orcid":false,"given":"Alex","family":"Carsello","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"given":"Qiaoyi","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"given":"Gedeon","family":"Nyengele","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5945-1349","authenticated-orcid":false,"given":"Maxwell","family":"Strange","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8902-2518","authenticated-orcid":false,"given":"Keyi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Stanford University, Stanford, CA, USA"}]},{"given":"Ankita","family":"Nayak","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"given":"Jeff","family":"Setter","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"given":"James","family":"Thomas","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8456-6313","authenticated-orcid":false,"given":"Kavya","family":"Sreedhar","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9760-9565","authenticated-orcid":false,"given":"Po-Han","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"given":"Nikhil","family":"Bhagdikar","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4807-9550","authenticated-orcid":false,"given":"Zach A.","family":"Myers","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5514-072X","authenticated-orcid":false,"given":"Brandon","family":"D\u2019Agostino","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"given":"Pranil","family":"Joshi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"given":"Stephen","family":"Richardson","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2385-619X","authenticated-orcid":false,"given":"Christopher","family":"Torng","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3245-7542","authenticated-orcid":false,"given":"Mark","family":"Horowitz","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8834-8663","authenticated-orcid":false,"given":"Priyanka","family":"Raina","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830340"},{"issue":"1","key":"ref5","first-page":"17","article-title":"Milbeaut image signal processing LSI chip for mobile phones","volume":"49","author":"Komatsu","year":"2013","journal-title":"Fujitsu Sci. Tech. J."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.387"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139042918.020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293913"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00044"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC51340.2021.9421209"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00029"},{"key":"ref13","volume-title":"Versal: The First Adaptive Compute Acceleration Platform (ACAP)","year":"2020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830509"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783755"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515707"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218553"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3534933"},{"key":"ref21","volume-title":"ARM Cortex-M3","year":"2023"},{"key":"ref22","volume-title":"The BFLOAT16 Numerical Format","year":"2023"},{"key":"ref23","volume-title":"BFLOAT16 Hardware Numerics Definition","year":"2023"},{"key":"ref24","volume-title":"ARM CoreLink TLX-400 Network Interconnect Thin Links to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual","year":"2023"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-48302-1_28"},{"key":"ref26","volume-title":"Principles of CMOS VLSI Design: A Systems Perspective","author":"Weste","year":"1993"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116477"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3558394"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00018"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772810"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3572908"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00042"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485935"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462176"},{"key":"ref36","article-title":"Cascade: An application pipelining toolkit for coarse-grained reconfigurable arrays","author":"Melchert","year":"2022","journal-title":"arXiv:2211.13182"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2897824.2925952"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731582"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2019.8778002"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365789"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778031"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/10445390\/10258121-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10445390\/10258121.pdf?arnumber=10258121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T08:24:14Z","timestamp":1710404654000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10258121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":42,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3313116","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}