{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:55:54Z","timestamp":1781110554317,"version":"3.54.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/jssc.2023.3326094","type":"journal-article","created":{"date-parts":[[2023,11,7]],"date-time":"2023-11-07T19:07:31Z","timestamp":1699384051000},"page":"1950-1961","source":"Crossref","is-referenced-by-count":32,"title":["eDRAM-CIM: Reconfigurable Charge Domain Compute-In-Memory Design With Embedded Dynamic Random Access Memory Array Realizing Adaptive Data Converters"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8411-3050","authenticated-orcid":false,"given":"Shanshan","family":"Xie","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5118-8601","authenticated-orcid":false,"given":"Can","family":"Ni","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3078-9498","authenticated-orcid":false,"given":"Aseem","family":"Sayal","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pulkit","family":"Jain","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3500-5007","authenticated-orcid":false,"given":"Fatih","family":"Hamzaoglu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0258-6776","authenticated-orcid":false,"given":"Jaydeep P.","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.244"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2205597"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/72.554195"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TASLP.2014.2339736"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662444"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062955"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2872584"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889106"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662393"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9163014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757457"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/asscc.2017.8240203"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357532"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2456873"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063030"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-14118-9_3"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref23","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Seshadri"},{"key":"ref24","first-page":"288","article-title":"DRISA: A DRAM-based reconfigurable in-situ accelerator","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Li"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062995"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref30","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"Jacob","year":"2010"},{"key":"ref31","article-title":"TensorFlow: Large-scale machine learning on heterogeneous distributed systems","author":"Abadi","year":"2016","journal-title":"arXiv:1603.04467"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757412"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2368126"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830338"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3036209"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9366045"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067352"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062949"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063078"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10540332\/10310140.pdf?arnumber=10310140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T20:12:40Z","timestamp":1736367160000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10310140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":39,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3326094","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}