{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,23]],"date-time":"2026-03-23T22:55:53Z","timestamp":1774306553556,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency (DARPA) Common Heterogeneous Integration and IP Reuse Strategies (CHIPS) Program, The Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-17-1-2992"],"award-info":[{"award-number":["N00014-17-1-2992"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ACE Center for Evolvable Computing and the Center for Ubiquitous Connectivity"},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation (SRC) and DARPA under the JUMP 2.0 Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/jssc.2023.3343457","type":"journal-article","created":{"date-parts":[[2023,12,27]],"date-time":"2023-12-27T19:28:33Z","timestamp":1703705313000},"page":"1235-1245","source":"Crossref","is-referenced-by-count":12,"title":["Arvon: A Heterogeneous System-in-Package Integrating FPGA and DSP Chiplets for Versatile Workload Acceleration"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5204-9728","authenticated-orcid":false,"given":"Wei","family":"Tang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6934-6956","authenticated-orcid":false,"given":"Sung-Gun","family":"Cho","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Tim Tri","family":"Hoang","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0670-7405","authenticated-orcid":false,"given":"Jacob","family":"Botimer","sequence":"additional","affiliation":[{"name":"Memryx, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-7249-9195","authenticated-orcid":false,"given":"Wei Qiang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Ching-Chi","family":"Chang","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8044-6186","authenticated-orcid":false,"given":"Cheng-Hsun","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4296-1358","authenticated-orcid":false,"given":"Junkang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7500-5250","authenticated-orcid":false,"given":"Yaoyu","family":"Tao","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Tianyu","family":"Wei","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Naomi Kavi","family":"Motwani","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Mani","family":"Yalamanchi","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Ramya","family":"Yarlagadda","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Sirisha Rani","family":"Kale","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Mark","family":"Flanigan","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5666-8227","authenticated-orcid":false,"given":"Allen","family":"Chan","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Thungoc","family":"Tran","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Sergey","family":"Shumarayev","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5963-9018","authenticated-orcid":false,"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/OJCOMS.2021.3057679"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3061701"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2877890"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3578938"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875092"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731582"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3212685"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185388"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00012"},{"key":"ref14","volume-title":"AIB Specifications","year":"2023"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/asscc.2008.4708780"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492517"},{"key":"ref18","volume-title":"Intel Stratix 10 TX 2800 Specification"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/10480871\/10374406-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10480871\/10374406.pdf?arnumber=10374406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:28:47Z","timestamp":1736540927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10374406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":18,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3343457","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}