{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:08:53Z","timestamp":1774966133192,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People\u2019s Republic of China","doi-asserted-by":"publisher","award":["2020YFB2206002"],"award-info":[{"award-number":["2020YFB2206002"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Science and Technology Development Fund, Macao","award":["0105\/2022\/AFJ"],"award-info":[{"award-number":["0105\/2022\/AFJ"]}]},{"name":"Science and Technology Development Fund, Macao","award":["004\/2023\/SKL"],"award-info":[{"award-number":["004\/2023\/SKL"]}]},{"name":"University of Macau Research","award":["MYRG2022-00133-IME"],"award-info":[{"award-number":["MYRG2022-00133-IME"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/jssc.2023.3344884","type":"journal-article","created":{"date-parts":[[2023,12,28]],"date-time":"2023-12-28T19:35:00Z","timestamp":1703792100000},"page":"753-764","source":"Crossref","is-referenced-by-count":10,"title":["An ELDC-Free 4th-Order CT SDM Facilitated by 2nd-Order NS CT-SAR and AC-Coupled Negative-R"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-7638-3581","authenticated-orcid":false,"given":"Zixuan","family":"Xu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5198-6146","authenticated-orcid":false,"given":"Kai","family":"Xing","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8298-3244","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, University of Macau, Macau, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162797"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9366023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2978384"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2019.8777949"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2005.1494087"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925362"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2013.6487729"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2018.8502424"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iscas48785.2022.9937305"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2017.7993656"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3032152"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/82.755409"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884332"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2841058"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112589"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475160"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231295"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.829234"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042244"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591826"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490100308"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2933951"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662299"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830373"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662406"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0156-1"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2522762"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2554798"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731742"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094530"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871111"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2291713"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870464"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063026"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830207"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902846"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10445390\/10375522.pdf?arnumber=10375522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T06:04:57Z","timestamp":1709445897000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10375522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":36,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3344884","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}