{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T10:06:59Z","timestamp":1764842819821,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100012389","name":"National Institute of Information and Communications Technology","doi-asserted-by":"publisher","award":["JPJ012368C00801"],"award-info":[{"award-number":["JPJ012368C00801"]}],"id":[{"id":"10.13039\/501100012389","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009105","name":"Ministry of Internal Affairs and Communications","doi-asserted-by":"publisher","award":["JPJ000254"],"award-info":[{"award-number":["JPJ000254"]}],"id":[{"id":"10.13039\/501100009105","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Support for Tokyo Tech Advanced Researchers"},{"DOI":"10.13039\/100006422","name":"VLSI Design and Education Center (VDEC) in collaboration with Cadence Design Systems Inc. and Mentor Graphics Inc.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006422","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/jssc.2023.3349002","type":"journal-article","created":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T19:57:49Z","timestamp":1704916669000},"page":"993-1005","source":"Crossref","is-referenced-by-count":4,"title":["A Time-Mode-Modulation Digital Quadrature Power Amplifier Based on 1-bit Delta\u2013Sigma Modulator and Hybrid FIR Filter"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6467-3667","authenticated-orcid":false,"given":"Yuncheng","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5671-936X","authenticated-orcid":false,"given":"Zheng","family":"Sun","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3535-2407","authenticated-orcid":false,"given":"Bangan","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3698-4369","authenticated-orcid":false,"given":"Junjun","family":"Qiu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4691-2147","authenticated-orcid":false,"given":"Dingxin","family":"Xu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2888-4736","authenticated-orcid":false,"given":"Yi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7201-7763","authenticated-orcid":false,"given":"Xi","family":"Fu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Dongwon","family":"You","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6071-2075","authenticated-orcid":false,"given":"Hongye","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5653-9983","authenticated-orcid":false,"given":"Waleed","family":"Madany","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5529-8217","authenticated-orcid":false,"given":"Ashbir Aviat","family":"Fadila","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-2285-593X","authenticated-orcid":false,"given":"Zezheng","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Wenqian","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8111-0268","authenticated-orcid":false,"given":"Yuang","family":"Xiong","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Atsushi","family":"Shirane","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1082-7672","authenticated-orcid":false,"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Understanding the 5G NR Physical Layer","volume":"111","author":"Campos","year":"2017"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2005.857417"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/isscc.2007.373616"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2011.2112232"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2012.2191032"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2007.908749"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/isscc.2008.4523206"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISSCC.2011.5746361"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JSSC.2012.2216671"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2012.2186720"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/JSSC.2013.2281142"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/JSSC.2016.2596786"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2014.2358554"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/VLSICircuits18222.2020.9162955"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/JSSC.2011.2143930"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/JSSC.2009.2020205"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/isscc.2017.7870346"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JSSC.2021.3059113"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/JSSC.2011.2163469"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JSSC.2013.2252754"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/JSSC.2019.2893534"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/JSSC.2019.2944831"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/JSSC.2017.2647954"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/JSSC.2021.3128363"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185368"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/JSSC.2020.3040973"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/JSSC.2015.2496956"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/JSSC.2009.2028406"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.23919\/EuMC.2012.6459319"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1587\/transcom.2016EBP3318"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/JSSC.2017.2655058"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/TMTT.2019.2897929"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/LSSC.2022.3173750"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/JSSC.2022.3191975"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/JSSC.2023.3246634"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/JSSC.2015.2508023"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10480871\/10387427.pdf?arnumber=10387427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,28]],"date-time":"2024-03-28T20:37:18Z","timestamp":1711658238000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10387427\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2023.3349002","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}