{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:24:02Z","timestamp":1773246242617,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Swiss National Science Foundation Starting Grants 2022 \u201cMillimeter-scale Secure and Intelligent Computer Class for Internet of Everything\u201d","award":["211210"],"award-info":[{"award-number":["211210"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/jssc.2024.3354243","type":"journal-article","created":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T18:44:18Z","timestamp":1706813058000},"page":"1026-1037","source":"Crossref","is-referenced-by-count":11,"title":["An Impedance-Boosted Transformer-First Discrete-Time Analog Front-End Achieving 0.34 NEF and 389-M\u03a9 Input Impedance"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0346-4356","authenticated-orcid":false,"given":"Gabriele","family":"Atzeni","sequence":"first","affiliation":[{"name":"Department of Information Technology and Electrical Engineering, ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7123-5761","authenticated-orcid":false,"given":"Can","family":"Livanelioglu","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering, ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4587-425X","authenticated-orcid":false,"given":"Sina","family":"Arjmandpour","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering, ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taekwang","family":"Jang","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering, ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310176"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2019.2915199"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CHASE.2017.87"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2730600"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2730638"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2012.2228857"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753541"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830516"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2679032"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908431"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2325574"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141688"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSENS.2009.5398415"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2275661"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/EuMC.2018.8541645"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185375"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492459"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2417124"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2018.2819207"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2177089"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2018.2805278"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7417923"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/biocas.2013.6679704"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830140"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3238206"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008461"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2957193"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3029016"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184513"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502432"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2897866"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3128811"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830399"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185212"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052869"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143610"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/4.568846"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2771940"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2917870"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3110461"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662418"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2012.2192190"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063086"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364824"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2786724"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10480871\/10418106.pdf?arnumber=10418106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,22]],"date-time":"2024-05-22T17:38:32Z","timestamp":1716399512000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10418106\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":45,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3354243","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}