{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:43:43Z","timestamp":1774716223191,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/jssc.2024.3355447","type":"journal-article","created":{"date-parts":[[2024,2,9]],"date-time":"2024-02-09T18:33:19Z","timestamp":1707503599000},"page":"1225-1234","source":"Crossref","is-referenced-by-count":3,"title":["A 3-nm FinFET 27.6-Mbit\/mm<sup>2<\/sup> Single-Port 6T SRAM Enabling 0.48\u20131.2 V Wide Operating Range With Far-End Pre-Charge and Weak-Bit Tracking"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-6406-1601","authenticated-orcid":false,"given":"Yumito","family":"Aoyagi","sequence":"first","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9986-5308","authenticated-orcid":false,"given":"Koji","family":"Nii","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"given":"Makoto","family":"Yabuuchi","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0000-227X","authenticated-orcid":false,"given":"Tomotaka","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"given":"Yuichiro","family":"Ishii","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-2796-4243","authenticated-orcid":false,"given":"Yoshiaki","family":"Osada","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"given":"Takaaki","family":"Nakazato","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"given":"Isabel","family":"Wang","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]},{"given":"Yu-Hao","family":"Hsu","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]},{"given":"Hong-Chen","family":"Cheng","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]},{"given":"Hung-Jen","family":"Liao","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]},{"given":"Tsung-Yung Jonathan","family":"Chang","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/asscc.2014.7008881"},{"key":"ref2","first-page":"1","article-title":"A 0.6 V 1.5 GHz 84 Mb SRAM design in 14 nm FinFET CMOS technology","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Karl"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870335"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310251"},{"key":"ref5","first-page":"25","article-title":"A 7 nm CMOS technology platform for mobile and high performance compute application","volume-title":"IEDM Tech. Dig.","author":"Narasimha"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310253"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185289"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185429"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7418029"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365988"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014208"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046972"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349977"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870334"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310252"},{"key":"ref16","first-page":"306","article-title":"A 7 nm 256 Mb SRAM in high-k TH metal coupling and charge-sharing write-assist circuitry schemes for high-density and low-VMIN applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chang"},{"key":"ref17","first-page":"36","article-title":"5 nm CMOS production technology platform featuring full-fledged EUV, and high mobility channel FinFETs with densest 0.021 \u03bc m2 SRAM cells for mobile SoC and high performance computing applications","volume-title":"IEDM Tech. Dig.","author":"Yeap"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162985"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3034241"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830456"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185232"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185287"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492368"},{"key":"ref24","first-page":"27","article-title":"Critical process features enabling aggressive contacted gate pitch scaling for 3 nm CMOS technology and beyond","volume-title":"IEDM Tech. Dig.","author":"Chang"},{"key":"ref25","volume-title":"International Roadmap for Devices and Systems (IRDS)","year":"2017"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3030099"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366060"},{"key":"ref28","first-page":"27","article-title":"A 3 nm CMOS FinFlex platform technology with enhanced power efficiency and performance for mobile SoC and high performance computing applications","volume-title":"IEDM Tech. Dig.","author":"Wu"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICVC.1999.820998"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2864267"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2010.5433813"},{"key":"ref32","volume-title":"Semiconductor device and method of driving semiconductor device","author":"Yokoyama","year":"2020"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2139213"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387483"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3229828"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10480871\/10430209.pdf?arnumber=10430209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T19:48:27Z","timestamp":1736452107000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10430209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3355447","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}