{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T18:12:43Z","timestamp":1770833563048,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for Design of Analog-Digital Integrated Circuits"},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["2003015"],"award-info":[{"award-number":["2003015"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1109\/jssc.2024.3361499","type":"journal-article","created":{"date-parts":[[2024,2,14]],"date-time":"2024-02-14T18:47:13Z","timestamp":1707936433000},"page":"2492-2505","source":"Crossref","is-referenced-by-count":1,"title":["An SNR-Enhanced 8-Ary (SNRE-8) Modulation Technique for Wireline Transceivers Using Pulse Width, Position, and Amplitude Modulation"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8739-7810","authenticated-orcid":false,"given":"Mohamed","family":"Megahed","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusang","family":"Chun","sequence":"additional","affiliation":[{"name":"Mediatek, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiping","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1737-7950","authenticated-orcid":false,"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365840"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108969"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731794"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492471"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366012"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3109562"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075920"},{"key":"ref8","volume-title":"Wireline Link Performance Survey","author":"Anand","year":"2020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177031"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349974"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757328"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757504"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858359"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062921"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2015.7338370"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573473"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502275"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310207"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778051"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3024261"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062925"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365852"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492467"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731650"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731591"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731688"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731636"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338373"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7417968"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902575"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3146097"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.895188"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401125"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2017.2725221"},{"key":"ref36","first-page":"480","article-title":"A 32Gb\/s 2.9pJ\/b transceiver for sequence-coded PAM-4 signalling with 4-to-6dB SNR gain in 28nm FDSOI CMOS","volume-title":"Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)","author":"Dick"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941016"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492426"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672180"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/4.953478"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2705070"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067452"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830421"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10608476\/10436129.pdf?arnumber=10436129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,25]],"date-time":"2024-07-25T17:27:17Z","timestamp":1721928437000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10436129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":43,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3361499","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,8]]}}}