{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T17:48:42Z","timestamp":1772300922499,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program","doi-asserted-by":"publisher","award":["2018YFA0701500"],"award-info":[{"award-number":["2018YFA0701500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62204256"],"award-info":[{"award-number":["62204256"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61888102"],"award-info":[{"award-number":["61888102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61890944"],"award-info":[{"award-number":["61890944"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61725404"],"award-info":[{"award-number":["61725404"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61934005"],"award-info":[{"award-number":["61934005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["U2341218"],"award-info":[{"award-number":["U2341218"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005090","name":"Beijing Nova Program","doi-asserted-by":"publisher","award":["Z211100002121125"],"award-info":[{"award-number":["Z211100002121125"]}],"id":[{"id":"10.13039\/501100005090","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["BX20220330"],"award-info":[{"award-number":["BX20220330"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Strategic Priority Research Program of Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDB44000000"],"award-info":[{"award-number":["XDB44000000"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Strategic Priority Research Program of Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDA330100"],"award-info":[{"award-number":["XDA330100"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1109\/jssc.2024.3363871","type":"journal-article","created":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T19:05:36Z","timestamp":1708110336000},"page":"2630-2643","source":"Crossref","is-referenced-by-count":14,"title":["A 28-nm Floating-Point Computing-in-Memory Processor Using Intensive-CIM Sparse-Digital Architecture"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0649-3032","authenticated-orcid":false,"given":"Shengzhe","family":"Yan","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8234-7400","authenticated-orcid":false,"given":"Jinshan","family":"Yue","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-1472-640X","authenticated-orcid":false,"given":"Chaojie","family":"He","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Zi","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Zhaori","family":"Cong","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Yifan","family":"He","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6021-3265","authenticated-orcid":false,"given":"Mufeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4793-0972","authenticated-orcid":false,"given":"Wenyu","family":"Sun","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8051-3345","authenticated-orcid":false,"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2192-9655","authenticated-orcid":false,"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2316-0392","authenticated-orcid":false,"given":"Feng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2421-353X","authenticated-orcid":false,"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4892-2309","authenticated-orcid":false,"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0937-7547","authenticated-orcid":false,"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067779"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310401"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062995"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3148273"},{"key":"ref11","first-page":"238","article-title":"A 2.75-to-75.9 TOPS\/W computing-in-memory NN\n                        processor supporting set-associate block-wise zero skipping and ping-pong\n                        CIM with simultaneous computation and weight\n                    updating","volume-title":"IEEE Int.\n                        Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yue"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731545"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492476"},{"key":"ref16","first-page":"1","article-title":"A 28 nm 29.2TFLOPS\/W BF16 and 36.5TOPS\/W INT8\n                        reconfigurable digital CIM processor with unified FP\/INT pipeline and\n                        bitwise in-memory booth multiplication for cloud deep learning\n                        acceleration","volume-title":"IEEE\n                        Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Tu"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731711"},{"key":"ref19","first-page":"1135","article-title":"Learning both weights and connections for efficient\n                        neural network","volume-title":"Proc. Adv. Neural Inf.\n                        Process. Syst.","author":"Han"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.241"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01237-3_12"},{"key":"ref22","first-page":"240","article-title":"15.3 A 65 nm 3T dynamic analog RAM-based\n                        computing-in-memory macro and CNN accelerator with retention enhancement,\n                        adaptive analog sparsity and 44TOPS\/W system energy\n                        efficiency","volume-title":"IEEE Int.\n                        Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chen"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365989"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185315"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3209872"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731659"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3304752"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3151820"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712505"},{"key":"ref30","first-page":"234","article-title":"14.3 A 65 nm computing-in-memory-based CNN processor\n                        with 2.9-to-35.8 TOPS\/W system energy efficiency using dynamic-sparsity\n                        performance-scaling architecture and energy-efficient inter\/intra-macro data\n                        reuse","volume-title":"IEEE Int.\n                        Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yue"},{"key":"ref31","article-title":"Very deep convolutional networks for large-scale\n                        image recognition","author":"Simonyan","year":"2014","journal-title":"arXiv:1409.1556"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52688.2022.01167"},{"key":"ref34","article-title":"Learning multiple layers of features from tiny\n                        images","author":"Krizhevsky","year":"2009"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3324954"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731716"},{"key":"ref38","volume-title":"Improve the Accuracy of Classification Models By\n                        Using Sota Recipes and Primitives","year":"2023"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10608476\/10438365.pdf?arnumber=10438365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T19:48:46Z","timestamp":1736452126000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10438365\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3363871","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,8]]}}}