{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T18:31:04Z","timestamp":1778005864980,"version":"3.51.4"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006410","name":"Analog Devices","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006410","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Massachusetts Institute of Technology (MIT) Engineering Mathworks Fellowship"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF-SaTC 1929300"],"award-info":[{"award-number":["NSF-SaTC 1929300"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1109\/jssc.2024.3374638","type":"journal-article","created":{"date-parts":[[2024,3,20]],"date-time":"2024-03-20T18:21:56Z","timestamp":1710958916000},"page":"3106-3116","source":"Crossref","is-referenced-by-count":8,"title":["An Energy-Efficient Neural Network Accelerator With Improved Resilience Against Fault Attacks"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4204-3829","authenticated-orcid":false,"given":"Saurav","family":"Maji","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-9515","authenticated-orcid":false,"given":"Kyungmi","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6423-0871","authenticated-orcid":false,"given":"Cheng","family":"Gongye","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5169-4044","authenticated-orcid":false,"given":"Yunsi","family":"Fei","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5977-2748","authenticated-orcid":false,"given":"Anantha P.","family":"Chandrakasan","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref2","first-page":"449","article-title":"Security of neural networks from hardware perspective: A survey and beyond","volume-title":"Proc. 26th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Xu"},{"key":"ref3","first-page":"515","article-title":"CSI NN: Reverse engineering of neural network architectures through electromagnetic side channel","volume-title":"Proc. USENIX Secur. Symp.","author":"Batina"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363280"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3061314"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-98795-4_4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731598"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3215670"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185228"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3217212"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268746"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00130"},{"key":"ref13","first-page":"1463","article-title":"DeepHammer: Depleting the intelligence of deep neural networks through targeted chain of bit flips","volume-title":"Proc. USENIX Secur. Symp.","author":"Yao"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3278519"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218577"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586262"},{"key":"ref17","first-page":"1919","article-title":"Deep-Dup: An adversarial weight duplication attack framework to crush deep neural network in multi-tenant FPGA","volume-title":"Proc. USENIX Secur. Symp.","author":"Rakin"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2021.3105697"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01321"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-020-05920-2"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT52944.2021.9568363"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474113"},{"key":"ref23","first-page":"194","article-title":"SecureLoop: Design space exploration of secure DNN accelerators","volume-title":"Proc. 56th IEEE\/ACM Int. Symp. Microarchit. (MICRO)","author":"Lee"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2014.6853210"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.46586\/tosc.v2019.i1.5-45"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45708-9_3"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.6028\/nist.fips.197"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-38e"},{"key":"ref29","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","volume-title":"Proc. 28th Eur. Solid-State Circuits Conf.","author":"Tiri"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3530054"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746316"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310329"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869142"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067715"},{"key":"ref36","article-title":"Sokoto coventry fingerprint dataset","author":"Isah Shehu","year":"2018","journal-title":"arXiv:1807.10609"},{"key":"ref37","first-page":"2515","article-title":"Memory-optimal direct convolutions for maximizing classification accuracy in embedded applications","volume-title":"Proc. Int. Conf. Mach. Learn.","volume":"97","author":"Gural"},{"key":"ref38","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"Han","year":"2015","journal-title":"arXiv:1510.00149"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830157"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2007.4342760"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/10648889\/10476588-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10648889\/10476588.pdf?arnumber=10476588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T04:38:53Z","timestamp":1725251933000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10476588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9]]},"references-count":40,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3374638","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9]]}}}